Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 88718be3001055fa2801a44ab10570279b3f2cb7 / . / configs / phycore-rk3288_defconfig
blob: 103277e2bb43f00d4a2ddf4d90bcfe2e99b1b21a [file] [log] [blame]
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00000000
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]4CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsichee14d292017-06-29 11:21:15 +0200[diff] [blame]5CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]6CONFIG_TARGET_PHYCORE_RK3288=y
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rini59e5d1e2019-11-11 20:04:24 -0500[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xff690000
11CONFIG_DEBUG_UART_CLOCK=24000000
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]12CONFIG_DEBUG_UART=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]13CONFIG_SPL_TEXT_BASE=0xff704000
Tom Rini48f62322017-08-25 17:50:27 -0400[diff] [blame]14# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]15CONFIG_USE_PREBOOT=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]16CONFIG_SILENT_CONSOLE=y
17CONFIG_CONSOLE_MUX=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rk3288-phycore-rdk.dtb"
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]19# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]20CONFIG_DISPLAY_BOARDINFO_LATE=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]21CONFIG_SPL_STACK_R=y
22CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
23CONFIG_SPL_I2C_SUPPORT=y
24CONFIG_SPL_POWER_SUPPORT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_GPIO=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]26CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]27CONFIG_CMD_I2C=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]28CONFIG_CMD_MMC=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]29CONFIG_CMD_SPI=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]30CONFIG_CMD_USB=y
Urja Rannikkoa186e8a2019-05-13 13:51:04 +0000[diff] [blame]31CONFIG_CMD_USB_MASS_STORAGE=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]32# CONFIG_CMD_SETEXPR is not set
33CONFIG_CMD_CACHE=y
34CONFIG_CMD_TIME=y
35CONFIG_CMD_PMIC=y
36CONFIG_CMD_REGULATOR=y
37# CONFIG_SPL_DOS_PARTITION is not set
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]38# CONFIG_SPL_EFI_PARTITION is not set
39CONFIG_SPL_PARTITION_UUIDS=y
40CONFIG_SPL_OF_CONTROL=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]41CONFIG_DEFAULT_DEVICE_TREE="rk3288-phycore-rdk"
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]42CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]43CONFIG_ENV_IS_IN_MMC=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]44CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]45CONFIG_REGMAP=y
46CONFIG_SPL_REGMAP=y
47CONFIG_SYSCON=y
48CONFIG_SPL_SYSCON=y
49# CONFIG_SPL_SIMPLE_BUS is not set
50CONFIG_CLK=y
51CONFIG_SPL_CLK=y
Alex Kiernan65c96752018-05-29 15:30:55 +0000[diff] [blame]52CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]53CONFIG_ROCKCHIP_GPIO=y
54CONFIG_SYS_I2C_ROCKCHIP=y
Wadim Egorov32191a32017-08-21 10:59:00 +0200[diff] [blame]55CONFIG_MISC=y
56CONFIG_I2C_EEPROM=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]57CONFIG_MMC_DW=y
58CONFIG_MMC_DW_ROCKCHIP=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]59CONFIG_SF_DEFAULT_SPEED=20000000
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]60CONFIG_DM_ETH=y
61CONFIG_ETH_DESIGNWARE=y
62CONFIG_GMAC_ROCKCHIP=y
63CONFIG_PINCTRL=y
64CONFIG_SPL_PINCTRL=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]65CONFIG_DM_PMIC=y
66CONFIG_PMIC_RK8XX=y
67CONFIG_DM_REGULATOR_FIXED=y
68CONFIG_REGULATOR_RK8XX=y
69CONFIG_PWM_ROCKCHIP=y
70CONFIG_RAM=y
71CONFIG_SPL_RAM=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]72CONFIG_DEBUG_UART_SHIFT=2
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]73CONFIG_SYSRESET=y
74CONFIG_USB=y
Eddie Caic3d098e2017-12-15 08:17:13 +0800[diff] [blame]75CONFIG_USB_DWC2=y
Tom Rini7c8f00e2018-02-10 20:27:45 -0500[diff] [blame]76CONFIG_ROCKCHIP_USB2_PHY=y
Tom Riniecad7052017-08-25 17:50:26 -0400[diff] [blame]77CONFIG_USB_GADGET=y
78CONFIG_USB_GADGET_DWC2_OTG=y
Chris Packhamae358442017-08-28 20:50:45 +1200[diff] [blame]79CONFIG_USB_HOST_ETHER=y
Chris Packhamf58ad982017-08-28 20:50:46 +1200[diff] [blame]80CONFIG_USB_ETHER_ASIX=y
81CONFIG_USB_ETHER_SMSC95XX=y
Wadim Egorovbafcf2d2017-06-19 12:36:40 +0200[diff] [blame]82CONFIG_CMD_DHRYSTONE=y
83CONFIG_ERRNO_STR=y