blob: b0655c32330098d4064774b8768c289da1725996 [file] [log] [blame]
Yusuke Godac133c1f2008-03-11 12:55:12 +09001/*
2 * Configuation settings for the Renesas R7780MP board
3 *
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +09004 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Yusuke Godac133c1f2008-03-11 12:55:12 +09005 * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __R7780RP_H
27#define __R7780RP_H
28
29#undef DEBUG
30#define CONFIG_SH 1
31#define CONFIG_SH4A 1
32#define CONFIG_CPU_SH7780 1
33#define CONFIG_R7780MP 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_R7780MP_OLD_FLASH 1
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090035#define __LITTLE_ENDIAN__ 1
Yusuke Godac133c1f2008-03-11 12:55:12 +090036
37/*
38 * Command line configuration.
39 */
40#define CONFIG_CMD_SDRAM
41#define CONFIG_CMD_FLASH
42#define CONFIG_CMD_MEMORY
43#define CONFIG_CMD_PCI
44#define CONFIG_CMD_NET
45#define CONFIG_CMD_PING
Mike Frysingerbdab39d2009-01-28 19:08:14 -050046#define CONFIG_CMD_SAVEENV
Yusuke Godac133c1f2008-03-11 12:55:12 +090047#define CONFIG_CMD_NFS
48#define CONFIG_CMD_IDE
49#define CONFIG_CMD_EXT2
50#define CONFIG_DOS_PARTITION
51
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020052#define CONFIG_SCIF_CONSOLE 1
Yusuke Godac133c1f2008-03-11 12:55:12 +090053#define CONFIG_BAUDRATE 115200
54#define CONFIG_CONS_SCIF0 1
55
56#define CONFIG_BOOTDELAY 3
57#define CONFIG_BOOTARGS "console=ttySC0,115200"
58#define CONFIG_ENV_OVERWRITE 1
59
60/* check for keypress on bootdelay==0 */
61/*#define CONFIG_ZERO_BOOTDELAY_CHECK*/
62
Nobuhiro Iwamatsu913c8912011-01-17 20:50:26 +090063#define CONFIG_SYS_TEXT_BASE 0x0FFC0000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064#define CONFIG_SYS_SDRAM_BASE (0x08000000)
65#define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090066
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_LONGHELP
68#define CONFIG_SYS_PROMPT "=> "
69#define CONFIG_SYS_CBSIZE 256
70#define CONFIG_SYS_PBSIZE 256
71#define CONFIG_SYS_MAXARGS 16
72#define CONFIG_SYS_BARGSIZE 512
Yusuke Godac133c1f2008-03-11 12:55:12 +090073/* List of legal baudrate settings for this board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020074#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 57600, 38400, 19200, 9600 }
Yusuke Godac133c1f2008-03-11 12:55:12 +090075
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
Wolfgang Denk14d0a022010-10-07 21:51:12 +020077#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
Yusuke Godac133c1f2008-03-11 12:55:12 +090078
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090079/* Flash board support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_FLASH_BASE (0xA0000000)
81#ifdef CONFIG_SYS_R7780MP_OLD_FLASH
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090082/* NOR Flash (S29PL127J60TFI130) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
84# define CONFIG_SYS_MAX_FLASH_BANKS (2)
85# define CONFIG_SYS_MAX_FLASH_SECT 270
86# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
87 CONFIG_SYS_FLASH_BASE + 0x100000,\
88 CONFIG_SYS_FLASH_BASE + 0x400000,\
89 CONFIG_SYS_FLASH_BASE + 0x700000, }
90#else /* CONFIG_SYS_R7780MP_OLD_FLASH */
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090091/* NOR Flash (Spantion S29GL256P) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092# define CONFIG_SYS_MAX_FLASH_BANKS (1)
93# define CONFIG_SYS_MAX_FLASH_SECT 256
94# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
95#endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
Yusuke Godac133c1f2008-03-11 12:55:12 +090096
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020097#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090098/* Address of u-boot image in Flash */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
100#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +0900101/* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_MALLOC_LEN (1204 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +0900103
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
105#define CONFIG_SYS_RX_ETH_BUFFER (8)
Yusuke Godac133c1f2008-03-11 12:55:12 +0900106
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200108#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109#undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
110#undef CONFIG_SYS_FLASH_QUIET_TEST
Yusuke Godac133c1f2008-03-11 12:55:12 +0900111/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_FLASH_EMPTY_INFO
Yusuke Godac133c1f2008-03-11 12:55:12 +0900113
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200114#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200115#define CONFIG_ENV_SECT_SIZE (256 * 1024)
116#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
118#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
119#define CONFIG_SYS_FLASH_WRITE_TOUT 500
Yusuke Godac133c1f2008-03-11 12:55:12 +0900120
121/* Board Clock */
122#define CONFIG_SYS_CLK_FREQ 33333333
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +0200123#define CONFIG_SYS_TMU_CLK_DIV 4
Jean-Christophe PLAGNIOL-VILLARD8dd29c82009-06-04 12:06:47 +0200124#define CONFIG_SYS_HZ 1000
Yusuke Godac133c1f2008-03-11 12:55:12 +0900125
126/* PCI Controller */
127#if defined(CONFIG_CMD_PCI)
128#define CONFIG_PCI
129#define CONFIG_SH4_PCI
Nobuhiro Iwamatsuab8f4d42008-03-24 02:11:26 +0900130#define CONFIG_SH7780_PCI
Yoshihiro Shimoda06b18162009-02-25 14:26:42 +0900131#define CONFIG_SH7780_PCI_LSR 0x07f00001
132#define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE
133#define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE
Yusuke Godac133c1f2008-03-11 12:55:12 +0900134#define CONFIG_PCI_PNP
135#define CONFIG_PCI_SCAN_SHOW 1
136#define __io
137#define __mem_pci
138
139#define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */
140#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
141#define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
142
143#define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */
144#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
145#define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */
Nobuhiro Iwamatsu04366d02009-07-08 11:42:19 +0900146#define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
147#define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE
148#define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
Yusuke Godac133c1f2008-03-11 12:55:12 +0900149#endif /* CONFIG_CMD_PCI */
150
151#if defined(CONFIG_CMD_NET)
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +0900152/*
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +0900153#define CONFIG_RTL8169
154*/
Marcel Ziswilerc7c1dbb2009-09-09 21:09:00 +0200155/* AX88796L Support(NE2000 base chip) */
Yusuke Godac133c1f2008-03-11 12:55:12 +0900156#define CONFIG_DRIVER_AX88796L
157#define CONFIG_DRIVER_NE2000_BASE 0xA4100000
158#endif
159
160/* Compact flash Support */
161#if defined(CONFIG_CMD_IDE)
162#define CONFIG_IDE_RESET 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_PIO_MODE 1
164#define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */
165#define CONFIG_SYS_IDE_MAXDEVICE 1
166#define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000
167#define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */
168#define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */
169#define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */
170#define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */
Albert Aribaudf2a37fc2010-08-08 05:17:05 +0530171#define CONFIG_IDE_SWAP_IO
Yusuke Godac133c1f2008-03-11 12:55:12 +0900172#endif /* CONFIG_CMD_IDE */
173
174#endif /* __R7780RP_H */