blob: 86c6ed3a36a5c26705e0be041b6fc5892723dc7c [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Marek Vasutbd390502017-07-21 23:15:21 +02002/*
3 * include/configs/ulcb.h
4 * This file is ULCB board configuration.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutbd390502017-07-21 23:15:21 +02007 */
8
9#ifndef __ULCB_H
10#define __ULCB_H
11
Marek Vasutbd390502017-07-21 23:15:21 +020012#include "rcar-gen3-common.h"
13
Marek Vasutbd390502017-07-21 23:15:21 +020014/* Ethernet RAVB */
Marek Vasutbd390502017-07-21 23:15:21 +020015#define CONFIG_BITBANGMII
16#define CONFIG_BITBANGMII_MULTI
17
18/* Board Clock */
19/* XTAL_CLK : 33.33MHz */
Marek Vasut61e2ff82017-11-27 06:38:12 +010020#define CONFIG_SYS_CLK_FREQ 33333333u
Marek Vasutbd390502017-07-21 23:15:21 +020021
22/* Generic Timer Definitions (use in assembler source) */
23#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */
24
Marek Vasutbd390502017-07-21 23:15:21 +020025/* Environment in eMMC, at the end of 2nd "boot sector" */
Marek Vasutbd390502017-07-21 23:15:21 +020026#define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE)
27#define CONFIG_SYS_MMC_ENV_DEV 1
28#define CONFIG_SYS_MMC_ENV_PART 2
29
Marek Vasutbd390502017-07-21 23:15:21 +020030#endif /* __ULCB_H */