blob: 9baa457c046f52dae5e22abedfd08ac45cd990d8 [file] [log] [blame]
wdenk4ec3a7f2004-09-28 16:44:41 +00001/*
2 * (C) Copyright 2004
3 * Vincent Dubey, Xa SA, vincent.dubey@xa-ch.com
4 *
5 * (C) Copyright 2002
6 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
7 *
8 * (C) Copyright 2002
9 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
10 * Marius Groeger <mgroeger@sysgo.de>
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#include <common.h>
32
Wolfgang Denkd87080b2006-03-31 18:32:53 +020033DECLARE_GLOBAL_DATA_PTR;
wdenk4ec3a7f2004-09-28 16:44:41 +000034
35/*
36 * Miscelaneous platform dependent initialisations
37 */
38
39int board_init (void)
40{
wdenk4ec3a7f2004-09-28 16:44:41 +000041 /* memory and cpu-speed are setup before relocation */
42 /* so we do _nothing_ here */
43
44 /* arch number of xaeniax */
45 gd->bd->bi_arch_number = 585;
46
47 /* adress of boot parameters */
48 gd->bd->bi_boot_params = 0xa0000100;
49
50 return 0;
51}
52
53int board_late_init(void)
54{
55 setenv("stdout", "serial");
56 setenv("stderr", "serial");
57 return 0;
58}
59
60
61int dram_init (void)
62{
wdenk4ec3a7f2004-09-28 16:44:41 +000063 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
64 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
65 /* gd->bd->bi_dram[1].start = PHYS_SDRAM_2;*/
66 /* gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;*/
67 /* gd->bd->bi_dram[2].start = PHYS_SDRAM_3; */
68 /* gd->bd->bi_dram[2].size = PHYS_SDRAM_3_SIZE; */
69 /* gd->bd->bi_dram[3].start = PHYS_SDRAM_4; */
70 /* gd->bd->bi_dram[3].size = PHYS_SDRAM_4_SIZE; */
71
72 return 0;
73}