blob: 0eb8f92809181df96277df40dc084e28a8f544d0 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Tom Warrenf7dc4ac2014-01-24 12:46:18 -07002/*
3 * (C) Copyright 2013
4 * NVIDIA Corporation <www.nvidia.com>
Tom Warrenf7dc4ac2014-01-24 12:46:18 -07005 */
6
7#ifndef _TEGRA124_COMMON_H_
8#define _TEGRA124_COMMON_H_
9
10#include "tegra-common.h"
11
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070012/*
13 * NS16550 Configuration
14 */
15#define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
16
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070017/*
18 * Miscellaneous configurable options
19 */
Jonathan Hunterf16e3112019-02-12 16:03:14 +000020#define CONFIG_STACKBASE 0x83800000 /* 56MB */
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070021
22/*-----------------------------------------------------------------------
23 * Physical Memory Map
24 */
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070025
26/*
27 * Memory layout for where various images get loaded by boot scripts:
28 *
29 * scriptaddr can be pretty much anywhere that doesn't conflict with something
30 * else. Put it above BOOTMAPSZ to eliminate conflicts.
31 *
32 * pxefile_addr_r can be pretty much anywhere that doesn't conflict with
33 * something else. Put it above BOOTMAPSZ to eliminate conflicts.
34 *
35 * kernel_addr_r must be within the first 128M of RAM in order for the
36 * kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
37 * decompress itself to 0x8000 after the start of RAM, kernel_addr_r
38 * should not overlap that area, or the kernel will have to copy itself
39 * somewhere else before decompression. Similarly, the address of any other
40 * data passed to the kernel shouldn't overlap the start of RAM. Pushing
Jonathan Hunterf16e3112019-02-12 16:03:14 +000041 * this up to 32M allows for a sizable kernel to be decompressed below the
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070042 * compressed load address.
43 *
Jonathan Hunterf16e3112019-02-12 16:03:14 +000044 * fdt_addr_r simply shouldn't overlap anything else. Choosing 48M allows for
45 * the compressed kernel to be up to 32M too.
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070046 *
Jonathan Hunterf16e3112019-02-12 16:03:14 +000047 * ramdisk_addr_r simply shouldn't overlap anything else. Choosing 49M allows
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070048 * for the FDT/DTB to be up to 1M, which is hopefully plenty.
49 */
Stephen Warren48cfca22015-04-01 15:40:53 -060050#define CONFIG_LOADADDR 0x81000000
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070051#define MEM_LAYOUT_ENV_SETTINGS \
52 "scriptaddr=0x90000000\0" \
53 "pxefile_addr_r=0x90100000\0" \
Stephen Warren48cfca22015-04-01 15:40:53 -060054 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
Peter Robinson632fb972020-04-02 00:28:54 +010055 "fdtfile=" FDTFILE "\0" \
Jonathan Hunterf16e3112019-02-12 16:03:14 +000056 "fdt_addr_r=0x83000000\0" \
57 "ramdisk_addr_r=0x83100000\0"
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070058
59/* Defines for SPL */
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070060#define CONFIG_SYS_SPL_MALLOC_START 0x80090000
61#define CONFIG_SPL_STACK 0x800ffffc
62
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070063/* For USB EHCI controller */
64#define CONFIG_EHCI_IS_TDI
Jim Lin7bc5c8c2014-01-24 12:46:19 -070065#define CONFIG_USB_EHCI_TXFIFO_THRESH 0x10
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070066
Alexandre Courbot871d78e2015-07-09 16:33:00 +090067/* GPU needs setup */
68#define CONFIG_TEGRA_GPU
69
Tom Warrenf7dc4ac2014-01-24 12:46:18 -070070#endif /* _TEGRA124_COMMON_H_ */