blob: 00c0cc3291b0dc7caf5ea4992231d36e1df11912 [file] [log] [blame]
wdenkf4675562002-10-02 14:20:15 +00001/*
Wolfgang Denk23c5d252014-10-24 15:31:26 +02002 * (C) Copyright 2000-2014
wdenkf4675562002-10-02 14:20:15 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenkf4675562002-10-02 14:20:15 +00006 */
7
8/*
9 * board/config.h - configuration options, board specific
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
19
20#define CONFIG_MPC850 1 /* This is a MPC850 CPU */
21#define CONFIG_TQM850L 1 /* ...on a TQM8xxL module */
Wolfgang Denk23c5d252014-10-24 15:31:26 +020022#define CONFIG_DISPLAY_BOARDINFO
wdenkf4675562002-10-02 14:20:15 +000023
Wolfgang Denk2ae18242010-10-06 09:05:45 +020024#define CONFIG_SYS_TEXT_BASE 0x40000000
25
wdenkf4675562002-10-02 14:20:15 +000026#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
Wolfgang Denk3cb7a482009-07-28 22:13:52 +020027#define CONFIG_SYS_SMC_RXBUFLEN 128
28#define CONFIG_SYS_MAXIDLE 10
wdenkf4675562002-10-02 14:20:15 +000029#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
wdenkf4675562002-10-02 14:20:15 +000030
wdenkae3af052003-08-07 22:18:11 +000031#define CONFIG_BOOTCOUNT_LIMIT
32
33#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenkf4675562002-10-02 14:20:15 +000034
35#define CONFIG_BOARD_TYPES 1 /* support board types */
36
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010037#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
wdenkf4675562002-10-02 14:20:15 +000038
39#undef CONFIG_BOOTARGS
wdenk6aff3112002-12-17 01:51:00 +000040
41#define CONFIG_EXTRA_ENV_SETTINGS \
wdenkae3af052003-08-07 22:18:11 +000042 "netdev=eth0\0" \
wdenk6aff3112002-12-17 01:51:00 +000043 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010044 "nfsroot=${serverip}:${rootpath}\0" \
wdenk6aff3112002-12-17 01:51:00 +000045 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010046 "addip=setenv bootargs ${bootargs} " \
47 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
48 ":${hostname}:${netdev}:off panic=1\0" \
wdenk6aff3112002-12-17 01:51:00 +000049 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010050 "bootm ${kernel_addr}\0" \
wdenk6aff3112002-12-17 01:51:00 +000051 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010052 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
53 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenk6aff3112002-12-17 01:51:00 +000054 "rootpath=/opt/eldk/ppc_8xx\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020055 "hostname=TQM850L\0" \
56 "bootfile=TQM850L/uImage\0" \
Wolfgang Denkeb6da802007-09-16 02:39:35 +020057 "fdt_addr=40040000\0" \
58 "kernel_addr=40060000\0" \
59 "ramdisk_addr=40200000\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020060 "u-boot=TQM850L/u-image.bin\0" \
61 "load=tftp 200000 ${u-boot}\0" \
62 "update=prot off 40000000 +${filesize};" \
63 "era 40000000 +${filesize};" \
64 "cp.b 200000 40000000 ${filesize};" \
65 "sete filesize;save\0" \
wdenk6aff3112002-12-17 01:51:00 +000066 ""
67#define CONFIG_BOOTCOMMAND "run flash_self"
wdenkf4675562002-10-02 14:20:15 +000068
69#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenkf4675562002-10-02 14:20:15 +000071
72#undef CONFIG_WATCHDOG /* watchdog disabled */
73
74#define CONFIG_STATUS_LED 1 /* Status LED enabled */
75
76#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
77
Jon Loeliger37d4bb72007-07-09 21:38:02 -050078/*
79 * BOOTP options
80 */
81#define CONFIG_BOOTP_SUBNETMASK
82#define CONFIG_BOOTP_GATEWAY
83#define CONFIG_BOOTP_HOSTNAME
84#define CONFIG_BOOTP_BOOTPATH
85#define CONFIG_BOOTP_BOOTFILESIZE
86
wdenkf4675562002-10-02 14:20:15 +000087#define CONFIG_MAC_PARTITION
88#define CONFIG_DOS_PARTITION
89
90#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
91
Jon Loeliger26946902007-07-04 22:30:50 -050092/*
93 * Command line configuration.
94 */
Jon Loeliger26946902007-07-04 22:30:50 -050095#define CONFIG_CMD_DATE
Jon Loeliger26946902007-07-04 22:30:50 -050096#define CONFIG_CMD_IDE
Wolfgang Denk29f8f582008-08-09 23:17:32 +020097#define CONFIG_CMD_JFFS2
wdenkf4675562002-10-02 14:20:15 +000098
Wolfgang Denk29f8f582008-08-09 23:17:32 +020099#define CONFIG_NETCONSOLE
100
wdenkf4675562002-10-02 14:20:15 +0000101/*
102 * Miscellaneous configurable options
103 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_LONGHELP /* undef to save memory */
wdenk6aff3112002-12-17 01:51:00 +0000105
Wolfgang Denk2751a952006-10-28 02:29:14 +0200106#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
wdenk6aff3112002-12-17 01:51:00 +0000107
Jon Loeliger26946902007-07-04 22:30:50 -0500108#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000110#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000112#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
114#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
115#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
118#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenkf4675562002-10-02 14:20:15 +0000119
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenkf4675562002-10-02 14:20:15 +0000121
wdenkf4675562002-10-02 14:20:15 +0000122/*
123 * Low Level Configuration Settings
124 * (address mappings, register initial values, etc.)
125 * You should know what you are doing if you make changes here.
126 */
127/*-----------------------------------------------------------------------
128 * Internal Memory Mapped Register
129 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_IMMR 0xFFF00000
wdenkf4675562002-10-02 14:20:15 +0000131
132/*-----------------------------------------------------------------------
133 * Definitions for initial stack pointer and data area (in DPRAM)
134 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200136#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200137#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkf4675562002-10-02 14:20:15 +0000139
140/*-----------------------------------------------------------------------
141 * Start addresses for the final memory configuration
142 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkf4675562002-10-02 14:20:15 +0000144 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_SDRAM_BASE 0x00000000
146#define CONFIG_SYS_FLASH_BASE 0x40000000
147#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
148#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
149#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkf4675562002-10-02 14:20:15 +0000150
151/*
152 * For booting Linux, the board info and command line data
153 * have to be in the first 8 MB of memory, since this is
154 * the maximum mapped by the Linux kernel during initialization.
155 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkf4675562002-10-02 14:20:15 +0000157
158/*-----------------------------------------------------------------------
159 * FLASH organization
160 */
wdenkf4675562002-10-02 14:20:15 +0000161
Martin Krausee318d9e2007-09-27 11:10:08 +0200162/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200164#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
166#define CONFIG_SYS_FLASH_EMPTY_INFO
167#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
168#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
169#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenkf4675562002-10-02 14:20:15 +0000170
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200171#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200172#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
173#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
wdenkf4675562002-10-02 14:20:15 +0000174
175/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200176#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
177#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenkf4675562002-10-02 14:20:15 +0000178
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200180
Wolfgang Denk7c803be2008-09-16 18:02:19 +0200181#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
182
wdenkf4675562002-10-02 14:20:15 +0000183/*-----------------------------------------------------------------------
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200184 * Dynamic MTD partition support
185 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100186#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200187#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
188#define CONFIG_FLASH_CFI_MTD
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200189#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
190
191#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
192 "128k(dtb)," \
193 "1664k(kernel)," \
194 "2m(rootfs)," \
Wolfgang Denkcd829192008-08-12 16:08:38 +0200195 "4m(data)"
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200196
197/*-----------------------------------------------------------------------
wdenkf4675562002-10-02 14:20:15 +0000198 * Hardware Information Block
199 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200200#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
201#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
202#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
wdenkf4675562002-10-02 14:20:15 +0000203
204/*-----------------------------------------------------------------------
205 * Cache Configuration
206 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500208#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenkf4675562002-10-02 14:20:15 +0000210#endif
211
212/*-----------------------------------------------------------------------
213 * SYPCR - System Protection Control 11-9
214 * SYPCR can only be written once after reset!
215 *-----------------------------------------------------------------------
216 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
217 */
218#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenkf4675562002-10-02 14:20:15 +0000220 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
221#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenkf4675562002-10-02 14:20:15 +0000223#endif
224
225/*-----------------------------------------------------------------------
226 * SIUMCR - SIU Module Configuration 11-6
227 *-----------------------------------------------------------------------
228 * PCMCIA config., multi-function pin tri-state
229 */
230#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkf4675562002-10-02 14:20:15 +0000232#else /* we must activate GPL5 in the SIUMCR for CAN */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkf4675562002-10-02 14:20:15 +0000234#endif /* CONFIG_CAN_DRIVER */
235
236/*-----------------------------------------------------------------------
237 * TBSCR - Time Base Status and Control 11-26
238 *-----------------------------------------------------------------------
239 * Clear Reference Interrupt Status, Timebase freezing enabled
240 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenkf4675562002-10-02 14:20:15 +0000242
243/*-----------------------------------------------------------------------
244 * RTCSC - Real-Time Clock Status and Control Register 11-27
245 *-----------------------------------------------------------------------
246 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenkf4675562002-10-02 14:20:15 +0000248
249/*-----------------------------------------------------------------------
250 * PISCR - Periodic Interrupt Status and Control 11-31
251 *-----------------------------------------------------------------------
252 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
253 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenkf4675562002-10-02 14:20:15 +0000255
256/*-----------------------------------------------------------------------
257 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
258 *-----------------------------------------------------------------------
259 * Reset PLL lock status sticky bit, timer expired status bit and timer
260 * interrupt status bit
wdenkf4675562002-10-02 14:20:15 +0000261 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenkf4675562002-10-02 14:20:15 +0000263
264/*-----------------------------------------------------------------------
265 * SCCR - System Clock and reset Control Register 15-27
266 *-----------------------------------------------------------------------
267 * Set clock output, timebase and RTC source and divider,
268 * power management and some other internal clocks
269 */
270#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenkf4675562002-10-02 14:20:15 +0000272 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
273 SCCR_DFALCD00)
wdenkf4675562002-10-02 14:20:15 +0000274
275/*-----------------------------------------------------------------------
276 * PCMCIA stuff
277 *-----------------------------------------------------------------------
278 *
279 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
281#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
282#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
283#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
284#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
285#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
286#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
287#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenkf4675562002-10-02 14:20:15 +0000288
289/*-----------------------------------------------------------------------
290 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
291 *-----------------------------------------------------------------------
292 */
293
Pavel Herrmann8d1165e11a2012-10-09 07:01:56 +0000294#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */
wdenkf4675562002-10-02 14:20:15 +0000295#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
296
297#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
298#undef CONFIG_IDE_LED /* LED for ide not supported */
299#undef CONFIG_IDE_RESET /* reset for ide not supported */
300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
302#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
wdenkf4675562002-10-02 14:20:15 +0000303
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200304#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenkf4675562002-10-02 14:20:15 +0000305
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenkf4675562002-10-02 14:20:15 +0000307
308/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkf4675562002-10-02 14:20:15 +0000310
311/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkf4675562002-10-02 14:20:15 +0000313
314/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200315#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenkf4675562002-10-02 14:20:15 +0000316
wdenkf4675562002-10-02 14:20:15 +0000317/*-----------------------------------------------------------------------
318 *
319 *-----------------------------------------------------------------------
320 *
321 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200322#define CONFIG_SYS_DER 0
wdenkf4675562002-10-02 14:20:15 +0000323
324/*
325 * Init Memory Controller:
326 *
327 * BR0/1 and OR0/1 (FLASH)
328 */
329
330#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
331#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
332
333/* used to re-map FLASH both when starting from SRAM or FLASH:
334 * restrict access enough to keep SRAM working (if any)
335 * but not too much to meddle with FLASH accesses
336 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
338#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
wdenkf4675562002-10-02 14:20:15 +0000339
340/*
341 * FLASH timing:
342 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
wdenkf4675562002-10-02 14:20:15 +0000344 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenkf4675562002-10-02 14:20:15 +0000345
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
347#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
348#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000349
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200350#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
351#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
352#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000353
354/*
355 * BR2/3 and OR2/3 (SDRAM)
356 *
357 */
358#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
359#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
360#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
361
362/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200363#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
wdenkf4675562002-10-02 14:20:15 +0000364
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200365#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
366#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000367
368#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
370#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000371#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200372#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
373#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
374#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
375#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
wdenkf4675562002-10-02 14:20:15 +0000376 BR_PS_8 | BR_MS_UPMB | BR_V )
377#endif /* CONFIG_CAN_DRIVER */
378
379/*
380 * Memory Periodic Timer Prescaler
381 *
382 * The Divider for PTA (refresh timer) configuration is based on an
383 * example SDRAM configuration (64 MBit, one bank). The adjustment to
384 * the number of chip selects (NCS) and the actually needed refresh
385 * rate is done by setting MPTPR.
386 *
387 * PTA is calculated from
388 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
389 *
390 * gclk CPU clock (not bus clock!)
391 * Trefresh Refresh cycle * 4 (four word bursts used)
392 *
393 * 4096 Rows from SDRAM example configuration
394 * 1000 factor s -> ms
395 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
396 * 4 Number of refresh cycles per period
397 * 64 Refresh cycle in ms per number of rows
398 * --------------------------------------------
399 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
400 *
401 * 50 MHz => 50.000.000 / Divider = 98
402 * 66 Mhz => 66.000.000 / Divider = 129
403 * 80 Mhz => 80.000.000 / Divider = 156
404 */
wdenke9132ea2004-04-24 23:23:30 +0000405
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200406#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
407#define CONFIG_SYS_MAMR_PTA 98
wdenkf4675562002-10-02 14:20:15 +0000408
409/*
410 * For 16 MBit, refresh rates could be 31.3 us
411 * (= 64 ms / 2K = 125 / quad bursts).
412 * For a simpler initialization, 15.6 us is used instead.
413 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200414 * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
415 * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
wdenkf4675562002-10-02 14:20:15 +0000416 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
418#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
wdenkf4675562002-10-02 14:20:15 +0000419
420/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200421#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
422#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
wdenkf4675562002-10-02 14:20:15 +0000423
424/*
425 * MAMR settings for SDRAM
426 */
427
428/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200429#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkf4675562002-10-02 14:20:15 +0000430 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
431 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
432/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200433#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkf4675562002-10-02 14:20:15 +0000434 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
435 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
436
Heiko Schocher7026ead2010-02-09 15:50:27 +0100437#define CONFIG_HWCONFIG 1
438
wdenkf4675562002-10-02 14:20:15 +0000439#endif /* __CONFIG_H */