blob: ea9e3e8877d8852032a239f16f2b2f83b03293ca [file] [log] [blame]
Daniel Hellstromab68f922008-03-28 10:20:43 +01001/* Configuration header file for LEON2 GRSIM.
2 *
3 * (C) Copyright 2003-2005
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
Francois Retiefc8379012015-11-21 13:25:41 +02006 * (C) Copyright 2007, 2015
7 * Daniel Hellstrom, Cobham Gaisler, daniel@gaisler.com.
Daniel Hellstromab68f922008-03-28 10:20:43 +01008 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02009 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstromab68f922008-03-28 10:20:43 +010010 */
11
12#ifndef __CONFIG_H__
13#define __CONFIG_H__
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 *
19 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
20 *
21 * TSIM command
22 * tsim-leon -sdram 0 -ram 32000 -rom 8192 -mmu
23 *
24 */
25
Daniel Hellstromab68f922008-03-28 10:20:43 +010026#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
27#define CONFIG_TSIM 1 /* ... running on TSIM */
28
29/* CPU / AMBA BUS configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020030#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstromab68f922008-03-28 10:20:43 +010031
Daniel Hellstromab68f922008-03-28 10:20:43 +010032/*
33 * Serial console configuration
34 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020035#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstromab68f922008-03-28 10:20:43 +010036
37/* Partitions */
Daniel Hellstromab68f922008-03-28 10:20:43 +010038
39/*
40 * Supported commands
41 */
Daniel Hellstromab68f922008-03-28 10:20:43 +010042#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladugu64e809a2014-03-14 16:35:38 +053043#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstromab68f922008-03-28 10:20:43 +010044#define CONFIG_CMD_IRQ
Daniel Hellstromab68f922008-03-28 10:20:43 +010045#define CONFIG_CMD_REGINFO
Daniel Hellstromab68f922008-03-28 10:20:43 +010046
47/*
48 * Autobooting
49 */
Daniel Hellstromab68f922008-03-28 10:20:43 +010050
51#define CONFIG_PREBOOT "echo;" \
52 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
53 "echo"
54
55#undef CONFIG_BOOTARGS
Daniel Hellstromab68f922008-03-28 10:20:43 +010056
57#define CONFIG_EXTRA_ENV_SETTINGS \
58 "netdev=eth0\0" \
59 "nfsargs=setenv bootargs root=/dev/nfs rw " \
60 "nfsroot=${serverip}:${rootpath}\0" \
61 "ramargs=setenv bootargs root=/dev/ram rw\0" \
62 "addip=setenv bootargs ${bootargs} " \
63 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
64 ":${hostname}:${netdev}:off panic=1\0" \
65 "flash_nfs=run nfsargs addip;" \
66 "bootm ${kernel_addr}\0" \
67 "flash_self=run ramargs addip;" \
68 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
69 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
70 "rootpath=/export/roofs\0" \
71 "scratch=40000000\0" \
Mike Frysinger3a2b9f22011-10-12 19:47:51 +000072 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstromab68f922008-03-28 10:20:43 +010073 "bootargs=console=ttyS0,38400" \
74 ""
75#define CONFIG_NETMASK 255.255.255.0
76#define CONFIG_GATEWAYIP 192.168.0.1
77#define CONFIG_SERVERIP 192.168.0.81
78#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger8b3637c2011-10-13 13:03:47 +000079#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstromab68f922008-03-28 10:20:43 +010080#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000081#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstromab68f922008-03-28 10:20:43 +010082
83#define CONFIG_BOOTCOMMAND "run flash_self"
84
85/* Memory MAP
86 *
87 * Flash:
88 * |--------------------------------|
89 * | 0x00000000 Text & Data & BSS | *
90 * | for Monitor | *
91 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
92 * | UNUSED / Growth | * 256kb
93 * |--------------------------------|
94 * | 0x00050000 Base custom area | *
95 * | kernel / FS | *
96 * | | * Rest of Flash
97 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
98 * | END-0x00008000 Environment | * 32kb
99 * |--------------------------------|
100 *
101 *
102 *
103 * Main Memory:
104 * |--------------------------------|
105 * | UNUSED / scratch area |
106 * | |
107 * | |
108 * | |
109 * | |
110 * |--------------------------------|
111 * | Monitor .Text / .DATA / .BSS | * 256kb
112 * | Relocated! | *
113 * |--------------------------------|
114 * | Monitor Malloc | * 128kb (contains relocated environment)
115 * |--------------------------------|
116 * | Monitor/kernel STACK | * 64kb
117 * |--------------------------------|
118 * | Page Table for MMU systems | * 2k
119 * |--------------------------------|
120 * | PROM Code accessed from Linux | * 6kb-128b
121 * |--------------------------------|
122 * | Global data (avail from kernel)| * 128b
123 * |--------------------------------|
124 *
125 */
126
127/*
128 * Flash configuration (8,16 or 32 MB)
129 * TEXT base always at 0xFFF00000
130 * ENV_ADDR always at 0xFFF40000
131 * FLASH_BASE at 0xFC000000 for 64 MB
132 * 0xFE000000 for 32 MB
133 * 0xFF000000 for 16 MB
134 * 0xFF800000 for 8 MB
135 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_FLASH_BASE 0x00000000
137#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200138#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100139
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100141
142#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
144#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100145
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
147#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
148#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
149#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100150
151#ifdef ENABLE_FLASH_SUPPORT
152/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100154
155#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
156
157/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200159#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_FLASH_CFI
Daniel Hellstromab68f922008-03-28 10:20:43 +0100161#endif
162
163/*
164 * Environment settings
165 */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200166#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200167/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200168/*#define CONFIG_ENV_SIZE 0x8000*/
169#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100170#define CONFIG_ENV_OVERWRITE 1
171
172/*
173 * Memory map
174 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_SDRAM_BASE 0x40000000
176#define CONFIG_SYS_SDRAM_SIZE 0x00800000
177#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100178
179/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#undef CONFIG_SYS_SRAM_BASE
181#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstromab68f922008-03-28 10:20:43 +0100182
Daniel Hellstromab68f922008-03-28 10:20:43 +0100183/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
185#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
186#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstromab68f922008-03-28 10:20:43 +0100187
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200188#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100189
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200190#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100192
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
194#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100195
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200196#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
198# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstromab68f922008-03-28 10:20:43 +0100199#endif
200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
202#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
203#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
206#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100207
208/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
210#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100211
212/* make un relocated address from relocated address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200213#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstromab68f922008-03-28 10:20:43 +0100214
215/*
216 * Ethernet configuration
217 */
218/*#define CONFIG_GRETH 1*/
Daniel Hellstromab68f922008-03-28 10:20:43 +0100219
Daniel Hellstromab68f922008-03-28 10:20:43 +0100220/*
221 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
222 */
223/* #define CONFIG_GRETH_10MBIT 1 */
224#define CONFIG_PHY_ADDR 0x00
225
226/*
227 * Miscellaneous configurable options
228 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100230#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100232#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100234#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
236#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
237#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100238
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
240#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100241
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100243
Daniel Hellstromab68f922008-03-28 10:20:43 +0100244/***** Gaisler GRLIB IP-Cores Config ********/
245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_GRLIB_SDRAM 0
247#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstromab68f922008-03-28 10:20:43 +0100248#if CONFIG_GRSIM
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_GRLIB_MEMCFG2 0x82206000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100250#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_GRLIB_MEMCFG2 0x00001820
Daniel Hellstromab68f922008-03-28 10:20:43 +0100252#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_GRLIB_MEMCFG3 0x00136000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100254
255/*** LEON2 UART 1 ***/
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -0700256
Daniel Hellstromab68f922008-03-28 10:20:43 +0100257/* UART1 Define to 1 or 0 */
258#define LEON2_UART1_LOOPBACK_ENABLE 0
259#define LEON2_UART1_FLOWCTRL_ENABLE 0
260#define LEON2_UART1_PARITY_ENABLE 0
261#define LEON2_UART1_ODDPAR_ENABLE 0
262
263/*** LEON2 UART 2 ***/
264
Daniel Hellstromab68f922008-03-28 10:20:43 +0100265/* UART2 Define to 1 or 0 */
266#define LEON2_UART2_LOOPBACK_ENABLE 0
267#define LEON2_UART2_FLOWCTRL_ENABLE 0
268#define LEON2_UART2_PARITY_ENABLE 0
269#define LEON2_UART2_ODDPAR_ENABLE 0
270
271#define LEON_CONSOLE_UART1 1
272#define LEON_CONSOLE_UART2 2
273
274/* Use UART2 as console */
275#define LEON2_CONSOLE_SELECT LEON_CONSOLE_UART1
276
277/* LEON2 I/O Port */
278/*#define LEON2_IO_PORT_DIR 0x0000aa00*/
279
280/* default kernel command line */
281#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
282
Daniel Hellstromab68f922008-03-28 10:20:43 +0100283#endif /* __CONFIG_H */