blob: 71082109ee5236be9cb4922bbf5bd3e6e0e3425d [file] [log] [blame]
wdenkcd0a9de2004-02-23 20:48:38 +00001/*
2 * (C) Copyright 2004
3 * Tolunay Orkun, Nextio Inc., torkun@nextio.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
Wolfgang Denk53677ef2008-05-20 16:00:29 +020036#define CONFIG_405GP 1 /* This is a PPC405GP CPU */
wdenkcd0a9de2004-02-23 20:48:38 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
38#define CONFIG_CSB272 1 /* on a Cogent CSB272 board */
wdenk4d13cba2004-03-14 14:09:05 +000039#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f() */
wdenkcd0a9de2004-02-23 20:48:38 +000040#define CONFIG_LAST_STAGE_INIT 1 /* Call last_stage_init() */
41#define CONFIG_SYS_CLK_FREQ 33000000 /* external frequency to pll */
42
43/*
44 * OS Bootstrap configuration
45 *
46 */
47
48#if 0
49#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
50#else
51#define CONFIG_BOOTDELAY 3 /* autoboot after X seconds */
52#endif
53
54#define CONFIG_ZERO_BOOTDELAY_CHECK /* check keypress when bootdelay = 0 */
55
56#if 1
57#undef CONFIG_BOOTARGS
58#define CONFIG_BOOTCOMMAND \
59 "setenv bootargs console=ttyS0,38400 debug " \
60 "root=/dev/ram rw ramdisk_size=4096 " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010061 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenkcd0a9de2004-02-23 20:48:38 +000062 "bootm fe000000 fe100000"
63#endif
64
65#if 0
66#undef CONFIG_BOOTARGS
67#define CONFIG_BOOTCOMMAND \
68 "bootp; " \
69 "setenv bootargs console=ttyS0,38400 debug " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010070 "root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
71 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenkcd0a9de2004-02-23 20:48:38 +000072 "bootm"
73#endif
74
75/*
Jon Loeliger2fd90ce2007-07-09 21:48:26 -050076 * BOOTP options
wdenkcd0a9de2004-02-23 20:48:38 +000077 */
Jon Loeliger2fd90ce2007-07-09 21:48:26 -050078#define CONFIG_BOOTP_SUBNETMASK
79#define CONFIG_BOOTP_GATEWAY
80#define CONFIG_BOOTP_HOSTNAME
81#define CONFIG_BOOTP_BOOTPATH
82#define CONFIG_BOOTP_BOOTFILESIZE
83#define CONFIG_BOOTP_DNS2
wdenkcd0a9de2004-02-23 20:48:38 +000084
Jon Loeliger37e4f242007-07-04 22:31:56 -050085
86/*
87 * Command line configuration.
88 */
89#include <config_cmd_default.h>
90
91#define CONFIG_CMD_ASKENV
92#define CONFIG_CMD_BEDBUG
93#define CONFIG_CMD_ELF
94#define CONFIG_CMD_IRQ
95#define CONFIG_CMD_I2C
96#define CONFIG_CMD_PCI
97#define CONFIG_CMD_DATE
98#define CONFIG_CMD_MII
99#define CONFIG_CMD_PING
100#define CONFIG_CMD_DHCP
101
wdenkcd0a9de2004-02-23 20:48:38 +0000102
103/*
104 * Serial download configuration
105 *
106 */
107#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
wdenkcd0a9de2004-02-23 20:48:38 +0000109
110/*
111 * KGDB Configuration
112 *
113 */
Jon Loeliger37e4f242007-07-04 22:31:56 -0500114#if defined(CONFIG_CMD_KGDB)
wdenkcd0a9de2004-02-23 20:48:38 +0000115#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
116#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
117#endif
118
119/*
120 * Miscellaneous configurable options
121 *
122 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
124#ifdef CONFIG_SYS_HUSH_PARSER
125#define CONFIG_SYS_PROMPT_HUSH_PS2 "> " /* hush shell secondary prompt */
wdenkcd0a9de2004-02-23 20:48:38 +0000126#endif
127
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_LONGHELP /* undef to save memory */
129#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger37e4f242007-07-04 22:31:56 -0500130#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkcd0a9de2004-02-23 20:48:38 +0000132#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkcd0a9de2004-02-23 20:48:38 +0000134#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
136#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
137#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkcd0a9de2004-02-23 20:48:38 +0000138
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
140#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenkcd0a9de2004-02-23 20:48:38 +0000141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_info (bd_t) */
144#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenkcd0a9de2004-02-23 20:48:38 +0000145
146/*
147 * For booting Linux, the board info and command line data
148 * have to be in the first 8 MB of memory, since this is
149 * the maximum mapped by the Linux kernel during initialization.
150 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkcd0a9de2004-02-23 20:48:38 +0000152
153/*
154 * watchdog configuration
155 *
156 */
157#undef CONFIG_WATCHDOG /* watchdog disabled */
158
159/*
160 * UART configuration
161 *
162 */
Stefan Roese550650d2010-09-20 16:05:31 +0200163#define CONFIG_CONS_INDEX 1 /* Use UART0 */
164#define CONFIG_SYS_NS16550
165#define CONFIG_SYS_NS16550_SERIAL
166#define CONFIG_SYS_NS16550_REG_SIZE 1
167#define CONFIG_SYS_NS16550_CLK get_serial_clock()
168
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_EXT_SERIAL_CLOCK 3868400 /* use external serial clock */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#undef CONFIG_SYS_BASE_BAUD
wdenkcd0a9de2004-02-23 20:48:38 +0000171#define CONFIG_BAUDRATE 38400 /* Default baud rate */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_BAUDRATE_TABLE \
wdenkcd0a9de2004-02-23 20:48:38 +0000173 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400 }
174
175/*
176 * I2C configuration
177 *
178 */
179#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200180#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed */
182#define CONFIG_SYS_I2C_SLAVE 0x7F /* I2C slave address */
wdenkcd0a9de2004-02-23 20:48:38 +0000183
184/*
185 * MII PHY configuration
186 *
187 */
Ben Warren96e21f82008-10-27 23:50:15 -0700188#define CONFIG_PPC4xx_EMAC
wdenkcd0a9de2004-02-23 20:48:38 +0000189#define CONFIG_MII 1 /* MII PHY management */
190#define CONFIG_PHY_ADDR 0 /* PHY address */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200191#define CONFIG_PHY_CMD_DELAY 40 /* PHY COMMAND delay */
wdenkcd0a9de2004-02-23 20:48:38 +0000192 /* 32usec min. for LXT971A */
193#define CONFIG_PHY_RESET_DELAY 300 /* PHY RESET recovery delay */
Ben Warren18cc7af2009-04-28 16:50:53 -0700194#define CONFIG_NET_MULTI
wdenkcd0a9de2004-02-23 20:48:38 +0000195
196/*
197 * RTC configuration
198 *
199 * Note that DS1307 RTC is limited to 100Khz I2C bus.
200 *
201 */
202#define CONFIG_RTC_DS1307 /* Use Dallas 1307 RTC */
203
204/*
205 * PCI stuff
206 *
207 */
208#define CONFIG_PCI /* include pci support */
209#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
210#define PCI_HOST_FORCE 1 /* configure as pci host */
211#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
212
213#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
214#define CONFIG_PCI_PNP /* do pci plug-and-play */
215 /* resource configuration */
216#undef CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
217#define CONFIG_PCI_BOOTDELAY 0 /* enable pci bootdelay variable*/
218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */
220#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */
221#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
222#define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
223#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
224#define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */
225#define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */
226#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
wdenkcd0a9de2004-02-23 20:48:38 +0000227
228/*
229 * IDE stuff
230 *
231 */
232#undef CONFIG_IDE_PCMCIA /* no pcmcia interface required */
233#undef CONFIG_IDE_LED /* no led for ide supported */
234#undef CONFIG_IDE_RESET /* no reset for ide supported */
235
236/*
237 * Environment configuration
238 *
239 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200240#define CONFIG_ENV_IS_IN_FLASH 1 /* environment is in FLASH */
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200241#undef CONFIG_ENV_IS_IN_NVRAM
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200242#undef CONFIG_ENV_IS_IN_EEPROM
wdenkcd0a9de2004-02-23 20:48:38 +0000243
244/*
245 * General Memory organization
246 *
247 * Start addresses for the final memory configuration
248 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkcd0a9de2004-02-23 20:48:38 +0000250 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_SDRAM_BASE 0x00000000
252#define CONFIG_SYS_FLASH_BASE 0xFE000000
253#define CONFIG_SYS_FLASH_SIZE 0x02000000
254#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
255#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 KB for Monitor */
256#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 KB for malloc() */
wdenkcd0a9de2004-02-23 20:48:38 +0000257
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#if CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE
259#define CONFIG_SYS_RAMSTART
wdenkcd0a9de2004-02-23 20:48:38 +0000260#endif
261
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200262#if defined(CONFIG_ENV_IS_IN_FLASH)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200263#define CONFIG_ENV_IN_OWN_SECTOR 1 /* Give Environment own sector */
264#define CONFIG_ENV_ADDR 0xFFF00000 /* Address of Environment Sector */
265#define CONFIG_ENV_SIZE 0x00001000 /* Size of Environment */
266#define CONFIG_ENV_SECT_SIZE 0x00040000 /* Size of Environment Sector */
wdenkcd0a9de2004-02-23 20:48:38 +0000267#endif
268
269/*
270 * FLASH Device configuration
271 *
272 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_FLASH_CFI 1 /* flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200274#define CONFIG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
276#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max # of memory banks */
277#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
278#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max # of sectors on one chip */
279#define CONFIG_SYS_FLASH_PROTECTION 1 /* hardware flash protection */
280#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
wdenkcd0a9de2004-02-23 20:48:38 +0000281
282/*
283 * On Chip Memory location/size
284 *
285 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200286#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
287#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
wdenkcd0a9de2004-02-23 20:48:38 +0000288
289/*
290 * Global info and initial stack
291 *
292 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of on-chip SRAM */
294#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
295#define CONFIG_SYS_GBL_DATA_SIZE 128 /* byte size reserved for initial data */
296#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
297#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkcd0a9de2004-02-23 20:48:38 +0000298
299/*
wdenkcd0a9de2004-02-23 20:48:38 +0000300 * Miscellaneous board specific definitions
301 *
302 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_SYS_I2C_PLL_ADDR 0x58 /* I2C address of AMIS FS6377-01 PLL */
wdenkeeb1b772004-03-23 22:53:55 +0000304#define CONFIG_I2CFAST 1 /* enable "i2cfast" env. setting */
wdenkcd0a9de2004-02-23 20:48:38 +0000305
306/*
307 * Internal Definitions
308 *
309 * Boot Flags
310 *
311 */
312#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
313#define BOOTFLAG_WARM 0x02 /* Software reboot */
314
315#endif /* __CONFIG_H */