blob: a356f095a68ce6c62b20c6b94ea4066de0864f81 [file] [log] [blame]
Fabio Estevam40496ac2021-05-28 10:26:57 -03001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2016 NXP Semiconductors
4 * Copyright (C) 2021 Fabio Estevam <festevam@denx.de>
5 *
6 * Configuration settings for the smegw01 board.
7 */
8
9#ifndef __SMEGW01_CONFIG_H
10#define __SMEGW01_CONFIG_H
11
12#include "mx7_common.h"
13#include <imximage.h>
14
15#define PHYS_SDRAM_SIZE SZ_512M
16
Fabio Estevam40496ac2021-05-28 10:26:57 -030017/* MMC Config*/
Tom Rini6cc04542022-10-28 20:27:13 -040018#define CFG_SYS_FSL_ESDHC_ADDR 0
Fabio Estevam40496ac2021-05-28 10:26:57 -030019
Eduard Strehlau7f932c62023-04-26 13:04:48 -030020/* default to no extra bootparams, we need an empty define for stringification*/
21#ifndef EXTRA_BOOTPARAMS
22#define EXTRA_BOOTPARAMS
23#endif
24
Tom Rini0613c362022-12-04 10:03:50 -050025#define CFG_EXTRA_ENV_SETTINGS \
Fabio Estevam40496ac2021-05-28 10:26:57 -030026 "image=zImage\0" \
27 "console=ttymxc0\0" \
28 "fdtfile=imx7d-smegw01.dtb\0" \
29 "fdt_addr=0x83000000\0" \
30 "bootm_size=0x10000000\0" \
31 "mmcdev=0\0" \
32 "mmcpart=1\0" \
Fabio Estevam40496ac2021-05-28 10:26:57 -030033 "mmcargs=setenv bootargs console=${console},${baudrate} " \
Eduard Strehlau7f932c62023-04-26 13:04:48 -030034 "root=/dev/mmcblk0p${mmcpart} rootwait rw " \
35 __stringify(EXTRA_BOOTPARAMS) "\0" \
Fabio Estevam364212c2021-06-15 20:38:38 -030036 "loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} boot/${image}\0" \
37 "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} boot/${fdtfile}\0" \
Fabio Estevam40496ac2021-05-28 10:26:57 -030038 "mmcboot=echo Booting from mmc ...; " \
39 "run mmcargs; " \
40 "if run loadfdt; then " \
41 "bootz ${loadaddr} - ${fdt_addr}; " \
42 "fi;\0" \
43
Fabio Estevam40496ac2021-05-28 10:26:57 -030044/* Physical Memory Map */
45#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
46
Tom Riniaa6e94d2022-11-16 13:10:37 -050047#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
Tom Rini65cc0e22022-11-16 13:10:41 -050048#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
49#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
Fabio Estevam40496ac2021-05-28 10:26:57 -030050
Fabio Estevam40496ac2021-05-28 10:26:57 -030051#endif