blob: 8719f763dd4e195412241bad594ce9b41a25c463 [file] [log] [blame]
Vaibhav Hiremathed01e452010-06-07 15:20:43 -04001/*
2 * am3517_evm.h - Default configuration for AM3517 EVM board.
3 *
4 * Author: Vaibhav Hiremath <hvaibhav@ti.com>
5 *
6 * Based on omap3_evm_config.h
7 *
8 * Copyright (C) 2010 Texas Instruments Incorporated
9 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020010 * SPDX-License-Identifier: GPL-2.0+
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040011 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16/*
17 * High Level Configuration Options
18 */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040019#define CONFIG_OMAP 1 /* in a TI OMAP core */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040020#define CONFIG_OMAP3_AM3517EVM 1 /* working with AM3517EVM */
Lokesh Vutla806d2792013-07-30 11:36:30 +053021#define CONFIG_OMAP_COMMON
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040022
Vaibhav Hiremath1a5038c2010-06-07 15:20:53 -040023#define CONFIG_EMIF4 /* The chip has EMIF4 controller */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040024
25#include <asm/arch/cpu.h> /* get chip and board defs */
26#include <asm/arch/omap3.h>
27
28/*
29 * Display CPU and Board information
30 */
31#define CONFIG_DISPLAY_CPUINFO 1
32#define CONFIG_DISPLAY_BOARDINFO 1
33
34/* Clock Defines */
35#define V_OSCK 26000000 /* Clock output from T2 */
36#define V_SCLK (V_OSCK >> 1)
37
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040038#define CONFIG_MISC_INIT_R
39
40#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
41#define CONFIG_SETUP_MEMORY_TAGS 1
42#define CONFIG_INITRD_TAG 1
43#define CONFIG_REVISION_TAG 1
44
45/*
46 * Size of malloc() pool
47 */
48#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */
49#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040050/*
51 * DDR related
52 */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040053#define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
54
55/*
56 * Hardware drivers
57 */
58
59/*
Yegor Yefremov6a1df372013-12-11 15:41:11 +010060 * OMAP GPIO configuration
61 */
62#define CONFIG_OMAP_GPIO
63
64/*
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040065 * NS16550 Configuration
66 */
67#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
68
69#define CONFIG_SYS_NS16550
70#define CONFIG_SYS_NS16550_SERIAL
71#define CONFIG_SYS_NS16550_REG_SIZE (-4)
72#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
73
74/*
75 * select serial console configuration
76 */
77#define CONFIG_CONS_INDEX 3
78#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
79#define CONFIG_SERIAL3 3 /* UART3 on AM3517 EVM */
80
81/* allow to overwrite serial and ethaddr */
82#define CONFIG_ENV_OVERWRITE
83#define CONFIG_BAUDRATE 115200
84#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
85 115200}
86#define CONFIG_MMC 1
Vaibhav Hiremath122e6e02011-09-03 21:47:44 -040087#define CONFIG_GENERIC_MMC 1
88#define CONFIG_OMAP_HSMMC 1
Vaibhav Hiremathed01e452010-06-07 15:20:43 -040089#define CONFIG_DOS_PARTITION 1
90
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +053091/*
92 * USB configuration
Ilya Yanok88919ff2012-11-06 13:48:28 +000093 * Enable CONFIG_MUSB_HOST for Host functionalities MSC, keyboard
94 * Enable CONFIG_MUSB_GADGET for Device functionalities.
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +053095 */
Ilya Yanok88919ff2012-11-06 13:48:28 +000096#define CONFIG_USB_MUSB_AM35X
97#define CONFIG_MUSB_HOST
98#define CONFIG_MUSB_PIO_ONLY
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +053099
Ilya Yanok88919ff2012-11-06 13:48:28 +0000100#ifdef CONFIG_USB_MUSB_AM35X
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +0530101
Ilya Yanok88919ff2012-11-06 13:48:28 +0000102#ifdef CONFIG_MUSB_HOST
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +0530103#define CONFIG_CMD_USB
104
105#define CONFIG_USB_STORAGE
106#define CONGIG_CMD_STORAGE
107#define CONFIG_CMD_FAT
108
109#ifdef CONFIG_USB_KEYBOARD
110#define CONFIG_SYS_USB_EVENT_POLL
111#define CONFIG_PREBOOT "usb start"
112#endif /* CONFIG_USB_KEYBOARD */
113
Ilya Yanok88919ff2012-11-06 13:48:28 +0000114#endif /* CONFIG_MUSB_HOST */
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +0530115
Ilya Yanok88919ff2012-11-06 13:48:28 +0000116#ifdef CONFIG_MUSB_GADGET
117#define CONFIG_USB_GADGET_DUALSPEED
118#define CONFIG_USB_ETHER
119#define CONFIG_USB_ETH_RNDIS
120#endif /* CONFIG_MUSB_GADGET */
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +0530121
Ilya Yanok88919ff2012-11-06 13:48:28 +0000122#endif /* CONFIG_USB_MUSB_AM35X */
Ajay Kumar Gupta7dc27b02010-07-09 11:43:50 +0530123
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400124/* commands to include */
125#include <config_cmd_default.h>
126
127#define CONFIG_CMD_EXT2 /* EXT2 Support */
128#define CONFIG_CMD_FAT /* FAT support */
129#define CONFIG_CMD_JFFS2 /* JFFS2 Support */
130
131#define CONFIG_CMD_I2C /* I2C serial bus support */
132#define CONFIG_CMD_MMC /* MMC support */
133#define CONFIG_CMD_NAND /* NAND support */
134#define CONFIG_CMD_DHCP
Joe Hershberger80615002012-05-23 07:57:57 +0000135#undef CONFIG_CMD_PING
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400136
137#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
138#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
139#undef CONFIG_CMD_IMI /* iminfo */
140#undef CONFIG_CMD_IMLS /* List all found images */
141
142#define CONFIG_SYS_NO_FLASH
Heiko Schocher6789e842013-10-22 11:03:18 +0200143#define CONFIG_SYS_I2C
144#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
145#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
146#define CONFIG_SYS_I2C_OMAP34XX
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400147
Tom Rini18a02e82011-12-06 08:49:41 -0700148/*
149 * Ethernet
150 */
151#define CONFIG_DRIVER_TI_EMAC
152#define CONFIG_DRIVER_TI_EMAC_USE_RMII
153#define CONFIG_MII
154#define CONFIG_BOOTP_DEFAULT
155#define CONFIG_BOOTP_DNS
156#define CONFIG_BOOTP_DNS2
157#define CONFIG_BOOTP_SEND_HOSTNAME
158#define CONFIG_NET_RETRY_COUNT 10
159
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400160/*
161 * Board NAND Info.
162 */
163#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
164 /* to access nand */
165#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
166 /* to access */
167 /* nand at CS0 */
168
169#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
170 /* NAND devices */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400171#define CONFIG_JFFS2_NAND
172/* nand device jffs2 lives on */
173#define CONFIG_JFFS2_DEV "nand0"
174/* start of jffs2 partition */
175#define CONFIG_JFFS2_PART_OFFSET 0x680000
176#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */
177
178/* Environment information */
179#define CONFIG_BOOTDELAY 10
180
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000181#define CONFIG_BOOTFILE "uImage"
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400182
183#define CONFIG_EXTRA_ENV_SETTINGS \
184 "loadaddr=0x82000000\0" \
Yegor Yefremov49473ad2011-07-18 10:37:35 +0200185 "console=ttyO2,115200n8\0" \
Vaibhav Hiremath122e6e02011-09-03 21:47:44 -0400186 "mmcdev=0\0" \
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400187 "mmcargs=setenv bootargs console=${console} " \
Yegor Yefremov10f3bdd2011-07-18 15:44:42 +0200188 "root=/dev/mmcblk0p2 rw rootwait\0" \
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400189 "nandargs=setenv bootargs console=${console} " \
190 "root=/dev/mtdblock4 rw " \
191 "rootfstype=jffs2\0" \
Vaibhav Hiremath122e6e02011-09-03 21:47:44 -0400192 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400193 "bootscript=echo Running bootscript from mmc ...; " \
194 "source ${loadaddr}\0" \
Vaibhav Hiremath122e6e02011-09-03 21:47:44 -0400195 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400196 "mmcboot=echo Booting from mmc ...; " \
197 "run mmcargs; " \
198 "bootm ${loadaddr}\0" \
199 "nandboot=echo Booting from nand ...; " \
200 "run nandargs; " \
201 "nand read ${loadaddr} 280000 400000; " \
202 "bootm ${loadaddr}\0" \
203
204#define CONFIG_BOOTCOMMAND \
Andrew Bradford66968112012-10-01 05:06:52 +0000205 "mmc dev ${mmcdev}; if mmc rescan; then " \
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400206 "if run loadbootscript; then " \
207 "run bootscript; " \
208 "else " \
209 "if run loaduimage; then " \
210 "run mmcboot; " \
211 "else run nandboot; " \
212 "fi; " \
213 "fi; " \
214 "else run nandboot; fi"
215
216#define CONFIG_AUTO_COMPLETE 1
217/*
218 * Miscellaneous configurable options
219 */
220#define V_PROMPT "AM3517_EVM # "
221
222#define CONFIG_SYS_LONGHELP /* undef to save memory */
223#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400224#define CONFIG_SYS_PROMPT V_PROMPT
225#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
226/* Print Buffer Size */
227#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
228 sizeof(CONFIG_SYS_PROMPT) + 16)
229#define CONFIG_SYS_MAXARGS 32 /* max number of command */
230 /* args */
231/* Boot Argument Buffer Size */
232#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
233/* memtest works on */
234#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
235#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
236 0x01F00000) /* 31MB */
237
238#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
239 /* address */
240
241/*
242 * AM3517 has 12 GP timers, they can be driven by the system clock
243 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
244 * This rate is divided by a local divisor.
245 */
246#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
247#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400248
249/*-----------------------------------------------------------------------
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400250 * Physical Memory Map
251 */
252#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
253#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400254#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
255
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400256/*-----------------------------------------------------------------------
257 * FLASH and environment organization
258 */
259
260/* **** PISMO SUPPORT *** */
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400261#define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors */
262 /* on one chip */
263#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
264#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
265
Luca Ceresoli6cbec7b2011-04-20 11:02:05 -0400266#if defined(CONFIG_CMD_NAND)
pekon gupta222a3112014-07-18 17:59:41 +0530267#define CONFIG_SYS_FLASH_BASE NAND_BASE
Luca Ceresoli6cbec7b2011-04-20 11:02:05 -0400268#endif
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400269
270/* Monitor at start of flash */
271#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
272
273#define CONFIG_NAND_OMAP_GPMC
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400274#define CONFIG_ENV_IS_IN_NAND 1
275#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
276
Luca Ceresoli6cbec7b2011-04-20 11:02:05 -0400277#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
278#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
279#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400280
281/*-----------------------------------------------------------------------
282 * CFI FLASH driver setup
283 */
284/* timeout values are in ticks */
285#define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
286#define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
287
288/* Flash banks JFFS2 should use */
289#define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
290 CONFIG_SYS_MAX_NAND_DEVICE)
291#define CONFIG_SYS_JFFS2_MEM_NAND
292/* use flash_info[2] */
293#define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
294#define CONFIG_SYS_JFFS2_NUM_BANKS 1
295
Vaibhav Hiremath13acfc62010-11-29 16:36:04 -0500296#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
297#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
298#define CONFIG_SYS_INIT_RAM_SIZE 0x800
299#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
300 CONFIG_SYS_INIT_RAM_SIZE - \
301 GENERATED_GBL_DATA_SIZE)
Tom Rini5059a2a2011-11-18 12:48:10 +0000302
303/* Defines for SPL */
Tom Rini47f7bca2012-08-13 12:03:19 -0700304#define CONFIG_SPL_FRAMEWORK
Tom Rinid7cb93b2012-08-14 12:26:08 -0700305#define CONFIG_SPL_BOARD_INIT
Tom Rini5059a2a2011-11-18 12:48:10 +0000306#define CONFIG_SPL_NAND_SIMPLE
307#define CONFIG_SPL_TEXT_BASE 0x40200800
Tom Rinie0820cc2012-05-08 07:29:31 +0000308#define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */
Tom Rini5059a2a2011-11-18 12:48:10 +0000309#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
310
311#define CONFIG_SPL_BSS_START_ADDR 0x80000000
312#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
313
314#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
315#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
Guillaume GARDET205b4f32014-10-15 17:53:11 +0200316#define CONFIG_SYS_MMC_SD_FS_BOOT_PARTITION 1
317#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Tom Rini5059a2a2011-11-18 12:48:10 +0000318
319#define CONFIG_SPL_LIBCOMMON_SUPPORT
320#define CONFIG_SPL_LIBDISK_SUPPORT
321#define CONFIG_SPL_I2C_SUPPORT
322#define CONFIG_SPL_LIBGENERIC_SUPPORT
323#define CONFIG_SPL_MMC_SUPPORT
324#define CONFIG_SPL_FAT_SUPPORT
325#define CONFIG_SPL_SERIAL_SUPPORT
326#define CONFIG_SPL_NAND_SUPPORT
Scott Wood6f2f01b2012-09-20 19:09:07 -0500327#define CONFIG_SPL_NAND_BASE
328#define CONFIG_SPL_NAND_DRIVERS
329#define CONFIG_SPL_NAND_ECC
Tom Rini5059a2a2011-11-18 12:48:10 +0000330#define CONFIG_SPL_POWER_SUPPORT
331#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
332
333/* NAND boot config */
334#define CONFIG_SYS_NAND_5_ADDR_CYCLE
335#define CONFIG_SYS_NAND_PAGE_COUNT 64
336#define CONFIG_SYS_NAND_PAGE_SIZE 2048
337#define CONFIG_SYS_NAND_OOBSIZE 64
338#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
339#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
340#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
341 10, 11, 12, 13}
342#define CONFIG_SYS_NAND_ECCSIZE 512
343#define CONFIG_SYS_NAND_ECCBYTES 3
pekon gupta3f719062013-11-18 19:03:01 +0530344#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
Tom Rini5059a2a2011-11-18 12:48:10 +0000345#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
346#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
347
348/*
349 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
350 * 64 bytes before this address should be set aside for u-boot.img's
351 * header. That is 0x800FFFC0--0x80100000 should not be used for any
352 * other needs.
353 */
354#define CONFIG_SYS_TEXT_BASE 0x80100000
355#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
356#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
357
Vaibhav Hiremathed01e452010-06-07 15:20:43 -0400358#endif /* __CONFIG_H */