blob: 61c0d755a8d965f50c09e5e95fc40f0bf271112b [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Benard3cbeb0f2014-04-04 19:05:55 +02002/*
3 * Copyright (C) 2014 Eukréa Electromatique
4 * Author: Eric Bénard <eric@eukrea.com>
5 *
6 * Configuration settings for the Embest RIoTboard
7 *
8 * based on mx6*sabre*.h which are :
9 * Copyright (C) 2012 Freescale Semiconductor, Inc.
Eric Benard3cbeb0f2014-04-04 19:05:55 +020010 */
11
12#ifndef __RIOTBOARD_CONFIG_H
13#define __RIOTBOARD_CONFIG_H
14
Tom Rini4db38662022-12-04 10:04:55 -050015#define CFG_MXC_UART_BASE UART2_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060016#define CONSOLE_DEV "ttymxc1"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020017
18#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
19
Eric Benard3cbeb0f2014-04-04 19:05:55 +020020/* MMC Configs */
Tom Rini6cc04542022-10-28 20:27:13 -040021#define CFG_SYS_FSL_ESDHC_ADDR 0
Eric Benard3cbeb0f2014-04-04 19:05:55 +020022
Eric Benard3cbeb0f2014-04-04 19:05:55 +020023/* Physical Memory Map */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020024#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
25
Tom Riniaa6e94d2022-11-16 13:10:37 -050026#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
Tom Rini65cc0e22022-11-16 13:10:41 -050027#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
28#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
Eric Benard3cbeb0f2014-04-04 19:05:55 +020029
Peter Robinson056845c2015-05-22 17:30:45 +010030/* Environment organization */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020031
32#if defined(CONFIG_ENV_IS_IN_MMC)
33/* RiOTboard */
Tom Rini308520b2022-12-02 16:42:31 -050034#define FDTFILE "imx6dl-riotboard.dtb"
Tom Rini6cc04542022-10-28 20:27:13 -040035#define CFG_SYS_FSL_USDHC_NUM 3
Eric Benard3cbeb0f2014-04-04 19:05:55 +020036#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
37/* MarSBoard */
Tom Rini308520b2022-12-02 16:42:31 -050038#define FDTFILE "imx6q-marsboard.dtb"
Tom Rini6cc04542022-10-28 20:27:13 -040039#define CFG_SYS_FSL_USDHC_NUM 2
Eric Benard3cbeb0f2014-04-04 19:05:55 +020040#endif
41
Peter Robinsone51c1e82015-05-22 17:30:52 +010042#include "mx6_common.h"
Iain Paton729d2a32014-12-14 14:51:32 +000043
Iain Patonc86efd82014-12-14 14:51:46 +000044/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
45 * 1M script, 1M pxe and the ramdisk at the end */
46#define MEM_LAYOUT_ENV_SETTINGS \
47 "bootm_size=0x10000000\0" \
48 "kernel_addr_r=0x12000000\0" \
49 "fdt_addr_r=0x13000000\0" \
50 "scriptaddr=0x13100000\0" \
51 "pxefile_addr_r=0x13200000\0" \
52 "ramdisk_addr_r=0x13300000\0"
53
54#define BOOT_TARGET_DEVICES(func) \
55 func(MMC, mmc, 0) \
56 func(MMC, mmc, 1) \
57 func(MMC, mmc, 2) \
58 func(USB, usb, 0) \
59 func(PXE, pxe, na) \
60 func(DHCP, dhcp, na)
61
62#include <config_distro_bootcmd.h>
63
64#define CONSOLE_STDIN_SETTINGS \
65 "stdin=serial\0"
66
67#define CONSOLE_STDOUT_SETTINGS \
68 "stdout=serial\0" \
69 "stderr=serial\0"
70
71#define CONSOLE_ENV_SETTINGS \
72 CONSOLE_STDIN_SETTINGS \
73 CONSOLE_STDOUT_SETTINGS
74
Tom Rini0613c362022-12-04 10:03:50 -050075#define CFG_EXTRA_ENV_SETTINGS \
Iain Patonc86efd82014-12-14 14:51:46 +000076 CONSOLE_ENV_SETTINGS \
77 MEM_LAYOUT_ENV_SETTINGS \
Tom Rini308520b2022-12-02 16:42:31 -050078 "fdtfile=" FDTFILE "\0" \
Fabio Berton0f29a612017-07-10 17:04:11 -030079 "finduuid=part uuid mmc 0:1 uuid\0" \
Iain Patonc86efd82014-12-14 14:51:46 +000080 BOOTENV
81
Eric Benard3cbeb0f2014-04-04 19:05:55 +020082#endif /* __RIOTBOARD_CONFIG_H */