blob: 5646ed43704383c3165bd15d1af31fef00dd1045 [file] [log] [blame]
Prafulla Wadaskare5f495d2010-12-07 15:23:39 +05301/*
2 * (C) Copyright 2010
3 * Marvell Semiconductor <www.marvell.com>
4 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>,
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
22 * MA 02110-1301 USA
23 */
24
25#include <common.h>
26#include <asm/io.h>
27#include <mvmfp.h>
28#include <asm/arch/mfp.h>
29#ifdef CONFIG_ARMADA100
30#include <asm/arch/armada100.h>
31#else
32#error Unsupported SoC...
33#endif
34
35/*
36 * mfp_config
37 *
38 * On most of Marvell SoCs (ex. ARMADA100) there is Multi-Funtion-Pin
39 * configuration registers to configure each GPIO/Function pin on the
40 * SoC.
41 *
42 * This function reads the array of values for
43 * MFPR_X registers and programms them into respective
44 * Multi-Function Pin registers.
45 * It supports - Alternate Function Selection programming.
46 *
47 * Whereas,
48 * The Configureation value is constructed using MFP()
49 * array consists of 32bit values as defined in MFP(xx,xx..) macro
50 */
51void mfp_config(u32 *mfp_cfgs)
52{
53 u32 *p_mfpr = NULL;
54 u32 cfg_val, val;
55
56 do {
57 cfg_val = *mfp_cfgs++;
58 /* exit if End of configuration table detected */
59 if (cfg_val == MFP_EOC)
60 break;
61
62 p_mfpr = (u32 *)(MV_MFPR_BASE
63 + MFP_REG_GET_OFFSET(cfg_val));
64
65 /* Write a mfg register as per configuration */
66 val = 0;
67 if (cfg_val & MFP_AF_FLAG)
68 /* Abstract and program Afternate-Func Selection */
69 val |= cfg_val & MFP_AF_MASK;
70 if (cfg_val & MFP_EDGE_FLAG)
71 /* Abstract and program Edge configuration */
72 val |= cfg_val & MFP_LPM_EDGE_MASK;
73 if (cfg_val & MFP_DRIVE_FLAG)
74 /* Abstract and program Drive configuration */
75 val |= cfg_val & MFP_DRIVE_MASK;
76 if (cfg_val & MFP_PULL_FLAG)
77 /* Abstract and program Pullup/down configuration */
78 val |= cfg_val & MFP_PULL_MASK;
79
80 writel(val, p_mfpr);
81 } while (1);
82 /*
83 * perform a read-back of any MFPR register to make sure the
84 * previous writings are finished
85 */
86 readl(p_mfpr);
87}