blob: 562de3e27fb8d184dfcbb761731339be0fd69793 [file] [log] [blame]
Simon Glass50dd3da2016-03-11 22:06:58 -07001/*
2 * Copyright (c) 2016 Google, Inc
3 *
4 * SPDX-License-Identifier: GPL-2.0
5 */
6
7#ifndef __ASM_CPU_COMMON_H
8#define __ASM_CPU_COMMON_H
9
10#define IA32_PERF_CTL 0x199
11
12/**
13 * cpu_common_init() - Set up common CPU init
14 *
15 * This reports BIST failure, enables the LAPIC, updates microcode, enables
16 * the upper 128-bytes of CROM RAM, probes the northbridge, PCH, LPC and SATA.
17 *
18 * @return 0 if OK, -ve on error
19 */
20int cpu_common_init(void);
21
22/**
23 * cpu_set_flex_ratio_to_tdp_nominal() - Set up the maximum non-turbo rate
24 *
25 * If a change is needed, this function will do a soft reset so it takes
26 * effect.
27 *
28 * Some details are available here:
29 * http://forum.hwbot.org/showthread.php?t=76092
30 *
31 * @return 0 if OK, -ve on error
32 */
33int cpu_set_flex_ratio_to_tdp_nominal(void);
34
35#endif