blob: fc4ecec7ad47195ded6f4a462ecfb1700d50c5c4 [file] [log] [blame]
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000014#include <asm/hardware.h>
15
Bo Shen77461a62013-08-13 14:50:49 +080016#define CONFIG_SYS_TEXT_BASE 0x73f00000
17
Jens Scharsig425de622010-02-03 22:45:42 +010018#define CONFIG_AT91_LEGACY
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000019#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
Jens Scharsig425de622010-02-03 22:45:42 +010020
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020021/* ARM asynchronous clock */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000022#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
23#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
24#define CONFIG_SYS_HZ 1000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020025
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000026#define CONFIG_AT91SAM9M10G45EK
27#define CONFIG_AT91FAMILY
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020028
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000029#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
30#define CONFIG_SETUP_MEMORY_TAGS
31#define CONFIG_INITRD_TAG
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020032#define CONFIG_SKIP_LOWLEVEL_INIT
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000033#define CONFIG_BOARD_EARLY_INIT_F
34#define CONFIG_DISPLAY_CPUINFO
35
Nicolas Ferref9129fe2013-02-20 00:16:24 +000036#define CONFIG_CMD_BOOTZ
Bo Shendc3e30b2012-09-04 23:22:55 +000037#define CONFIG_OF_LIBFDT
38
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000039/* general purpose I/O */
40#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
41#define CONFIG_AT91_GPIO
42#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
43
44/* serial console */
45#define CONFIG_ATMEL_USART
46#define CONFIG_USART_BASE ATMEL_BASE_DBGU
47#define CONFIG_USART_ID ATMEL_ID_SYS
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020048
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020049/* LCD */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000050#define CONFIG_LCD
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020051#define LCD_BPP LCD_COLOR8
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000052#define CONFIG_LCD_LOGO
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020053#undef LCD_TEST_PATTERN
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000054#define CONFIG_LCD_INFO
55#define CONFIG_LCD_INFO_BELOW_LOGO
56#define CONFIG_SYS_WHITE_ON_BLACK
57#define CONFIG_ATMEL_LCD
58#define CONFIG_ATMEL_LCD_RGB565
59#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020060/* board specific(not enough SRAM) */
61#define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000
62
63/* LED */
64#define CONFIG_AT91_LED
65#define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
66#define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
67
68#define CONFIG_BOOTDELAY 3
69
70/*
71 * BOOTP options
72 */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000073#define CONFIG_BOOTP_BOOTFILESIZE
74#define CONFIG_BOOTP_BOOTPATH
75#define CONFIG_BOOTP_GATEWAY
76#define CONFIG_BOOTP_HOSTNAME
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020077
78/*
79 * Command line configuration.
80 */
81#include <config_cmd_default.h>
82#undef CONFIG_CMD_BDI
83#undef CONFIG_CMD_FPGA
84#undef CONFIG_CMD_IMI
85#undef CONFIG_CMD_IMLS
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020086#undef CONFIG_CMD_LOADS
87
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000088#define CONFIG_CMD_PING
89#define CONFIG_CMD_DHCP
90#define CONFIG_CMD_NAND
91#define CONFIG_CMD_USB
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020092
93/* SDRAM */
94#define CONFIG_NR_DRAM_BANKS 1
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000095#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
96#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020097
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000098#define CONFIG_SYS_INIT_SP_ADDR \
99 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200100
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000101/* No NOR flash */
102#define CONFIG_SYS_NO_FLASH
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200103
104/* NAND flash */
105#ifdef CONFIG_CMD_NAND
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200106#define CONFIG_NAND_ATMEL
107#define CONFIG_SYS_MAX_NAND_DEVICE 1
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000108#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
109#define CONFIG_SYS_NAND_DBW_8
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200110/* our ALE is AD21 */
111#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
112/* our CLE is AD22 */
113#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
114#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
115#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200116
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200117#endif
118
119/* Ethernet */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000120#define CONFIG_MACB
121#define CONFIG_RMII
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200122#define CONFIG_NET_RETRY_COUNT 20
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000123#define CONFIG_RESET_PHY_R
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200124
125/* USB */
Bo Shene1edd062012-06-27 21:24:10 +0000126#define CONFIG_USB_EHCI
127#define CONFIG_USB_EHCI_ATMEL
128#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000129#define CONFIG_DOS_PARTITION
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000130#define CONFIG_USB_STORAGE
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200131
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000132#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200133
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000134#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
135#define CONFIG_SYS_MEMTEST_END 0x23e00000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200136
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000137/* bootstrap + u-boot + env in nandflash */
138#define CONFIG_ENV_IS_IN_NAND
Bo Shen0c58cfa2013-02-20 00:16:25 +0000139#define CONFIG_ENV_OFFSET 0xc0000
140#define CONFIG_ENV_OFFSET_REDUND 0x100000
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000141#define CONFIG_ENV_SIZE 0x20000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200142
Bo Shen0c58cfa2013-02-20 00:16:25 +0000143#define CONFIG_BOOTCOMMAND \
144 "nand read 0x70000000 0x200000 0x300000;" \
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000145 "bootm 0x70000000"
146#define CONFIG_BOOTARGS \
147 "console=ttyS0,115200 earlyprintk " \
Bo Shen0c58cfa2013-02-20 00:16:25 +0000148 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
149 "256k(env),256k(env_redundant),256k(spare)," \
150 "512k(dtb),6M(kernel)ro,-(rootfs) " \
151 "root=/dev/mtdblock7 rw rootfstype=jffs2"
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200152
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000153#define CONFIG_BAUDRATE 115200
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200154
155#define CONFIG_SYS_PROMPT "U-Boot> "
156#define CONFIG_SYS_CBSIZE 256
157#define CONFIG_SYS_MAXARGS 16
158#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000159#define CONFIG_SYS_LONGHELP
160#define CONFIG_CMDLINE_EDITING
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200161#define CONFIG_AUTO_COMPLETE
162#define CONFIG_SYS_HUSH_PARSER
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200163
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200164/*
165 * Size of malloc() pool
166 */
167#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200168
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200169#endif