blob: b8218b51f0b4274779594933cea11ff044ee72c3 [file] [log] [blame]
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +00001/*
2 * Embest/Timll DevKit3250 board configuration file
3 *
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +03004 * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +00005 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +00007 */
8
9#ifndef __CONFIG_DEVKIT3250_H__
10#define __CONFIG_DEVKIT3250_H__
11
12/* SoC and board defines */
Alexey Brodkin1ace4022014-02-26 17:47:58 +040013#include <linux/sizes.h>
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000014#include <asm/arch/cpu.h>
15
16/*
17 * Define DevKit3250 machine type by hand until it lands in mach-types
18 */
19#define MACH_TYPE_DEVKIT3250 3697
20#define CONFIG_MACH_TYPE MACH_TYPE_DEVKIT3250
21
22#define CONFIG_SYS_ICACHE_OFF
23#define CONFIG_SYS_DCACHE_OFF
24#define CONFIG_SKIP_LOWLEVEL_INIT
25#define CONFIG_BOARD_EARLY_INIT_F
26
27/*
28 * Memory configurations
29 */
30#define CONFIG_NR_DRAM_BANKS 1
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000031#define CONFIG_SYS_MALLOC_LEN SZ_1M
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000032#define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
33#define CONFIG_SYS_SDRAM_SIZE SZ_64M
34#define CONFIG_SYS_TEXT_BASE 0x83FA0000
35#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + SZ_32K)
36#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - SZ_1M)
37
38#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_32K)
39
40#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
41 - GENERATED_GBL_DATA_SIZE)
42
43/*
44 * Serial Driver
45 */
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030046#define CONFIG_SYS_LPC32XX_UART 5 /* UART5 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000047#define CONFIG_BAUDRATE 115200
48
49/*
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030050 * I2C
51 */
52#define CONFIG_SYS_I2C
53#define CONFIG_SYS_I2C_LPC32XX
54#define CONFIG_SYS_I2C_SPEED 100000
55#define CONFIG_CMD_I2C
56
57/*
58 * GPIO
59 */
60#define CONFIG_LPC32XX_GPIO
61#define CONFIG_CMD_GPIO
62
63/*
64 * SSP/SPI
65 */
66#define CONFIG_LPC32XX_SSP
67#define CONFIG_LPC32XX_SSP_TIMEOUT 100000
68#define CONFIG_CMD_SPI
69
70/*
71 * Ethernet
72 */
73#define CONFIG_RMII
74#define CONFIG_PHY_SMSC
75#define CONFIG_LPC32XX_ETH
76#define CONFIG_PHYLIB
77#define CONFIG_PHY_ADDR 0x1F
78#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
79#define CONFIG_CMD_MII
80#define CONFIG_CMD_PING
81#define CONFIG_CMD_DHCP
82
83/*
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000084 * NOR Flash
85 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000086#define CONFIG_SYS_MAX_FLASH_BANKS 1
87#define CONFIG_SYS_MAX_FLASH_SECT 71
88#define CONFIG_SYS_FLASH_BASE EMC_CS0_BASE
89#define CONFIG_SYS_FLASH_SIZE SZ_4M
90#define CONFIG_SYS_FLASH_CFI
91
92/*
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030093 * NAND controller
94 */
95#define CONFIG_NAND_LPC32XX_SLC
96#define CONFIG_SYS_NAND_BASE SLC_NAND_BASE
97#define CONFIG_SYS_MAX_NAND_DEVICE 1
98#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
99
100/*
101 * NAND chip timings
102 */
103#define CONFIG_LPC32XX_NAND_SLC_WDR_CLKS 14
104#define CONFIG_LPC32XX_NAND_SLC_WWIDTH 66666666
105#define CONFIG_LPC32XX_NAND_SLC_WHOLD 200000000
106#define CONFIG_LPC32XX_NAND_SLC_WSETUP 50000000
107#define CONFIG_LPC32XX_NAND_SLC_RDR_CLKS 14
108#define CONFIG_LPC32XX_NAND_SLC_RWIDTH 66666666
109#define CONFIG_LPC32XX_NAND_SLC_RHOLD 200000000
110#define CONFIG_LPC32XX_NAND_SLC_RSETUP 50000000
111
112#define CONFIG_SYS_NAND_USE_FLASH_BBT
113#define CONFIG_CMD_NAND
114
115/*
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000116 * U-Boot General Configurations
117 */
118#define CONFIG_SYS_LONGHELP
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000119#define CONFIG_SYS_CBSIZE 1024
120#define CONFIG_SYS_PBSIZE \
121 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
122#define CONFIG_SYS_MAXARGS 16
123#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
124
125#define CONFIG_AUTO_COMPLETE
126#define CONFIG_CMDLINE_EDITING
127#define CONFIG_VERSION_VARIABLE
128#define CONFIG_DISPLAY_CPUINFO
129#define CONFIG_DOS_PARTITION
130
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +0300131/*
132 * Pass open firmware flat tree
133 */
134#define CONFIG_OF_LIBFDT
135
136/*
137 * Environment
138 */
139#define CONFIG_ENV_IS_IN_NAND 1
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000140#define CONFIG_ENV_SIZE SZ_128K
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +0300141#define CONFIG_ENV_OFFSET 0x000A0000
142
143#define CONFIG_BOOTCOMMAND \
144 "dhcp; " \
145 "tftp ${loadaddr} ${serverip}:${tftpdir}/${bootfile}; " \
146 "tftp ${dtbaddr} ${serverip}:${tftpdir}/devkit3250.dtb; " \
147 "setenv nfsargs ip=dhcp root=/dev/nfs nfsroot=${serverip}:${nfsroot},tcp; " \
148 "setenv bootargs ${bootargs} ${nfsargs} ${userargs}; " \
149 "bootm ${loadaddr} - ${dtbaddr}"
150
151#define CONFIG_EXTRA_ENV_SETTINGS \
152 "autoload=no\0" \
153 "ethaddr=00:01:90:00:C0:81\0" \
154 "dtbaddr=0x81000000\0" \
155 "nfsroot=/opt/projects/images/vladimir/oe/devkit3250/rootfs\0" \
156 "tftpdir=vladimir/oe/devkit3250\0" \
157 "userargs=oops=panic\0"
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000158
159/*
160 * U-Boot Commands
161 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000162#define CONFIG_CMD_CACHE
163
164/*
165 * Boot Linux
166 */
167#define CONFIG_CMDLINE_TAG
168#define CONFIG_SETUP_MEMORY_TAGS
169#define CONFIG_ZERO_BOOTDELAY_CHECK
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +0300170#define CONFIG_BOOTDELAY 1
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000171
172#define CONFIG_BOOTFILE "uImage"
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +0300173#define CONFIG_BOOTARGS "console=ttyS0,115200n8"
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +0000174#define CONFIG_LOADADDR 0x80008000
175
176/*
177 * Include SoC specific configuration
178 */
179#include <asm/arch/config.h>
180
181#endif /* __CONFIG_DEVKIT3250_H__*/