blob: 3b06ae42e4bc524e06213b9634d146392f7dcaaa [file] [log] [blame]
Kumar Gala79ee3442010-06-09 22:59:41 -05001/*
Jerry Huangd621da02011-01-06 23:42:19 -06002 * Copyright 2010-2011 Freescale Semiconductor, Inc.
Kumar Gala79ee3442010-06-09 22:59:41 -05003 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Gala79ee3442010-06-09 22:59:41 -05005 */
6
7#include <common.h>
8#include <command.h>
9#include <linux/compiler.h>
Shengzhou Liua07bdad2015-11-20 15:52:03 +080010#include <fsl_errata.h>
Kumar Gala79ee3442010-06-09 22:59:41 -050011#include <asm/processor.h>
Nikhil Badolac26c80a2014-09-30 11:22:43 +053012#include <fsl_usb.h>
Timur Tabid607b962012-11-01 08:20:23 +000013#include "fsl_corenet_serdes.h"
Kumar Gala79ee3442010-06-09 22:59:41 -050014
Timur Tabi01180332012-10-25 12:40:00 +000015#ifdef CONFIG_SYS_FSL_ERRATUM_A004849
16/*
17 * This work-around is implemented in PBI, so just check to see if the
18 * work-around was actually applied. To do this, we check for specific data
19 * at specific addresses in DCSR.
20 *
21 * Array offsets[] contains a list of offsets within DCSR. According to the
22 * erratum document, the value at each offset should be 2.
23 */
24static void check_erratum_a4849(uint32_t svr)
25{
26 void __iomem *dcsr = (void *)CONFIG_SYS_DCSRBAR + 0xb0000;
27 unsigned int i;
28
29#if defined(CONFIG_PPC_P2041) || defined(CONFIG_PPC_P3041)
30 static const uint8_t offsets[] = {
31 0x50, 0x54, 0x58, 0x90, 0x94, 0x98
32 };
33#endif
34#ifdef CONFIG_PPC_P4080
35 static const uint8_t offsets[] = {
36 0x60, 0x64, 0x68, 0x6c, 0xa0, 0xa4, 0xa8, 0xac
37 };
38#endif
39 uint32_t x108; /* The value that should be at offset 0x108 */
40
41 for (i = 0; i < ARRAY_SIZE(offsets); i++) {
42 if (in_be32(dcsr + offsets[i]) != 2) {
43 printf("Work-around for Erratum A004849 is not enabled\n");
44 return;
45 }
46 }
47
48#if defined(CONFIG_PPC_P2041) || defined(CONFIG_PPC_P3041)
49 x108 = 0x12;
50#endif
51
52#ifdef CONFIG_PPC_P4080
53 /*
54 * For P4080, the erratum document says that the value at offset 0x108
55 * should be 0x12 on rev2, or 0x1c on rev3.
56 */
57 if (SVR_MAJ(svr) == 2)
58 x108 = 0x12;
59 if (SVR_MAJ(svr) == 3)
60 x108 = 0x1c;
61#endif
62
63 if (in_be32(dcsr + 0x108) != x108) {
64 printf("Work-around for Erratum A004849 is not enabled\n");
65 return;
66 }
67
68 /* Everything matches, so the erratum work-around was applied */
69
70 printf("Work-around for Erratum A004849 enabled\n");
71}
72#endif
73
Timur Tabid607b962012-11-01 08:20:23 +000074#ifdef CONFIG_SYS_FSL_ERRATUM_A004580
75/*
76 * This work-around is implemented in PBI, so just check to see if the
77 * work-around was actually applied. To do this, we check for specific data
78 * at specific addresses in the SerDes register block.
79 *
80 * The work-around says that for each SerDes lane, write BnTTLCRy0 =
81 * 0x1B00_0001, Register 2 = 0x0088_0000, and Register 3 = 0x4000_0000.
82
83 */
84static void check_erratum_a4580(uint32_t svr)
85{
86 const serdes_corenet_t __iomem *srds_regs =
87 (void *)CONFIG_SYS_FSL_CORENET_SERDES_ADDR;
88 unsigned int lane;
89
90 for (lane = 0; lane < SRDS_MAX_LANES; lane++) {
91 if (serdes_lane_enabled(lane)) {
92 const struct serdes_lane __iomem *srds_lane =
93 &srds_regs->lane[serdes_get_lane_idx(lane)];
94
95 /*
96 * Verify that the values we were supposed to write in
97 * the PBI are actually there. Also, the lower 15
98 * bits of res4[3] should be the same as the upper 15
99 * bits of res4[1].
100 */
101 if ((in_be32(&srds_lane->ttlcr0) != 0x1b000001) ||
102 (in_be32(&srds_lane->res4[1]) != 0x880000) ||
103 (in_be32(&srds_lane->res4[3]) != 0x40000044)) {
104 printf("Work-around for Erratum A004580 is "
105 "not enabled\n");
106 return;
107 }
108 }
109 }
110
111 /* Everything matches, so the erratum work-around was applied */
112
113 printf("Work-around for Erratum A004580 enabled\n");
114}
115#endif
116
York Sunc3678b02014-03-28 15:07:27 -0700117#ifdef CONFIG_SYS_FSL_ERRATUM_A007212
118/*
119 * This workaround can be implemented in PBI, or by u-boot.
120 */
121static void check_erratum_a007212(void)
122{
123 u32 __iomem *plldgdcr = (void *)(CONFIG_SYS_DCSRBAR + 0x21c20);
124
125 if (in_be32(plldgdcr) & 0x1fe) {
126 /* check if PLL ratio is set by workaround */
127 puts("Work-around for Erratum A007212 enabled\n");
128 }
129}
130#endif
131
Kumar Gala79ee3442010-06-09 22:59:41 -0500132static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
133{
York Sun57125f22012-08-08 18:04:53 +0000134#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
135 extern int enable_cpu_a011_workaround;
136#endif
Kumar Gala79ee3442010-06-09 22:59:41 -0500137 __maybe_unused u32 svr = get_svr();
138
139#if defined(CONFIG_FSL_SATA_V2) && defined(CONFIG_FSL_SATA_ERRATUM_A001)
140 if (IS_SVR_REV(svr, 1, 0)) {
141 switch (SVR_SOC_VER(svr)) {
142 case SVR_P1013:
Kumar Gala79ee3442010-06-09 22:59:41 -0500143 case SVR_P1022:
Kumar Gala79ee3442010-06-09 22:59:41 -0500144 puts("Work-around for Erratum SATA A001 enabled\n");
145 }
146 }
147#endif
148
Kumar Gala61054ff2010-07-13 00:39:46 -0500149#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES8)
150 puts("Work-around for Erratum SERDES8 enabled\n");
151#endif
Emil Medvedf8af0b2010-08-31 22:57:38 -0500152#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES9)
153 puts("Work-around for Erratum SERDES9 enabled\n");
154#endif
Timur Tabida30b9f2011-04-01 13:19:36 -0500155#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES_A005)
156 puts("Work-around for Erratum SERDES-A005 enabled\n");
157#endif
Kumar Galafd3c9be2010-05-05 22:35:27 -0500158#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
York Sun1e9ea852012-05-07 07:26:45 +0000159 if (SVR_MAJ(svr) < 3)
160 puts("Work-around for Erratum CPU22 enabled\n");
Kumar Galafd3c9be2010-05-05 22:35:27 -0500161#endif
York Sun5e23ab02012-05-07 07:26:47 +0000162#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
163 /*
164 * NMG_CPU_A011 applies to P4080 rev 1.0, 2.0, fixed in 3.0
165 * also applies to P3041 rev 1.0, 1.1, P2041 rev 1.0, 1.1
York Sun57125f22012-08-08 18:04:53 +0000166 * The SVR has been checked by cpu_init_r().
York Sun5e23ab02012-05-07 07:26:47 +0000167 */
York Sun57125f22012-08-08 18:04:53 +0000168 if (enable_cpu_a011_workaround)
York Sun5e23ab02012-05-07 07:26:47 +0000169 puts("Work-around for Erratum CPU-A011 enabled\n");
170#endif
Kumar Gala43f082b2011-11-22 06:51:15 -0600171#if defined(CONFIG_SYS_FSL_ERRATUM_CPU_A003999)
172 puts("Work-around for Erratum CPU-A003999 enabled\n");
173#endif
York Sun41085082011-11-20 10:01:35 -0800174#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_A003474)
York Sunb5188162014-01-06 12:12:33 -0800175 puts("Work-around for Erratum DDR-A003474 enabled\n");
York Sun41085082011-11-20 10:01:35 -0800176#endif
Becky Bruce810c4422010-12-17 17:17:58 -0600177#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_MSYNC_IN)
178 puts("Work-around for DDR MSYNC_IN Erratum enabled\n");
179#endif
Jerry Huangd621da02011-01-06 23:42:19 -0600180#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC111)
181 puts("Work-around for Erratum ESDHC111 enabled\n");
182#endif
York Suneb539412012-10-08 07:44:25 +0000183#ifdef CONFIG_SYS_FSL_ERRATUM_A004468
184 puts("Work-around for Erratum A004468 enabled\n");
185#endif
Roy Zang3b4456e2011-01-07 00:06:47 -0600186#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC135)
187 puts("Work-around for Erratum ESDHC135 enabled\n");
188#endif
Zang Roy-R619114e0be342012-09-18 09:50:08 +0000189#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC13)
190 if (SVR_MAJ(svr) < 3)
191 puts("Work-around for Erratum ESDHC13 enabled\n");
Roy Zangae026ff2011-01-07 00:24:27 -0600192#endif
Kumar Gala5103a032011-01-29 15:36:10 -0600193#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC_A001)
194 puts("Work-around for Erratum ESDHC-A001 enabled\n");
195#endif
Kumar Gala1d2c2a62011-01-13 01:54:01 -0600196#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A002
197 puts("Work-around for Erratum CPC-A002 enabled\n");
198#endif
Kumar Gala868da592011-01-13 01:56:18 -0600199#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A003
200 puts("Work-around for Erratum CPC-A003 enabled\n");
201#endif
Kumar Galaf1337962011-01-13 02:58:23 -0600202#ifdef CONFIG_SYS_FSL_ERRATUM_ELBC_A001
203 puts("Work-around for Erratum ELBC-A001 enabled\n");
204#endif
York Sunfa8d23c2011-01-10 12:03:01 +0000205#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_A003
206 puts("Work-around for Erratum DDR-A003 enabled\n");
207#endif
York Suneb0aff72011-01-25 21:51:27 -0800208#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_115
209 puts("Work-around for Erratum DDR115 enabled\n");
210#endif
York Sun91671912011-01-25 22:05:49 -0800211#ifdef CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
212 puts("Work-around for Erratum DDR111 enabled\n");
213 puts("Work-around for Erratum DDR134 enabled\n");
214#endif
Poonam Aggrwal42aee642011-06-30 03:00:28 -0500215#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A002769
216 puts("Work-around for Erratum IFC-A002769 enabled\n");
217#endif
Poonam Aggrwalfb855f42011-06-29 16:32:52 +0530218#ifdef CONFIG_SYS_FSL_ERRATUM_P1010_A003549
219 puts("Work-around for Erratum P1010-A003549 enabled\n");
220#endif
Poonam Aggrwalbc6bbd62011-07-07 20:36:47 +0530221#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399
222 puts("Work-around for Erratum IFC A-003399 enabled\n");
223#endif
Kumar Gala5ace2992011-09-16 09:54:30 -0500224#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_DDR120
225 if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
226 puts("Work-around for Erratum NMG DDR120 enabled\n");
227#endif
Kumar Gala2b3a1cd2011-10-03 08:37:57 -0500228#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_LBC103
229 puts("Work-around for Erratum NMG_LBC103 enabled\n");
230#endif
chenhui zhaoaada81d2011-10-03 08:38:50 -0500231#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129
232 if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
233 puts("Work-around for Erratum NMG ETSEC129 enabled\n");
234#endif
York Sun9855b3b2014-05-23 13:15:00 -0700235#ifdef CONFIG_SYS_FSL_ERRATUM_A004508
236 puts("Work-around for Erratum A004508 enabled\n");
237#endif
Scott Wood33eee332012-08-14 10:14:53 +0000238#ifdef CONFIG_SYS_FSL_ERRATUM_A004510
239 puts("Work-around for Erratum A004510 enabled\n");
240#endif
Liu Gangd59c5572012-09-28 21:26:19 +0000241#ifdef CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
242 puts("Work-around for Erratum SRIO-A004034 enabled\n");
243#endif
York Suna1d558a2012-10-08 07:44:26 +0000244#ifdef CONFIG_SYS_FSL_ERRATUM_A_004934
245 puts("Work-around for Erratum A004934 enabled\n");
246#endif
Shengzhou Liu72bd83c2013-01-23 19:56:23 +0000247#ifdef CONFIG_SYS_FSL_ERRATUM_A005871
248 if (IS_SVR_REV(svr, 1, 0))
249 puts("Work-around for Erratum A005871 enabled\n");
250#endif
Shaveta Leekha7af9a072014-02-26 16:08:22 +0530251#ifdef CONFIG_SYS_FSL_ERRATUM_A006475
252 if (SVR_MAJ(get_svr()) == 1)
253 puts("Work-around for Erratum A006475 enabled\n");
254#endif
255#ifdef CONFIG_SYS_FSL_ERRATUM_A006384
256 if (SVR_MAJ(get_svr()) == 1)
257 puts("Work-around for Erratum A006384 enabled\n");
258#endif
Timur Tabi01180332012-10-25 12:40:00 +0000259#ifdef CONFIG_SYS_FSL_ERRATUM_A004849
260 /* This work-around is implemented in PBI, so just check for it */
261 check_erratum_a4849(svr);
262#endif
Timur Tabid607b962012-11-01 08:20:23 +0000263#ifdef CONFIG_SYS_FSL_ERRATUM_A004580
264 /* This work-around is implemented in PBI, so just check for it */
265 check_erratum_a4580(svr);
266#endif
Yuanquan Chenc0a4e6b2012-11-26 23:49:45 +0000267#ifdef CONFIG_SYS_P4080_ERRATUM_PCIE_A003
268 puts("Work-around for Erratum PCIe-A003 enabled\n");
269#endif
Xulei99d7b0a2013-03-11 17:56:34 +0000270#ifdef CONFIG_SYS_FSL_ERRATUM_USB14
271 puts("Work-around for Erratum USB14 enabled\n");
272#endif
Shaveta Leekhab6808cd2014-05-28 14:18:55 +0530273#ifdef CONFIG_SYS_FSL_ERRATUM_A007186
Zhao Qiange7f533c2014-10-30 14:07:39 +0800274 if (has_erratum_a007186())
275 puts("Work-around for Erratum A007186 enabled\n");
Shaveta Leekhab6808cd2014-05-28 14:18:55 +0530276#endif
Scott Wood82125192013-05-15 17:50:13 -0500277#ifdef CONFIG_SYS_FSL_ERRATUM_A006593
278 puts("Work-around for Erratum A006593 enabled\n");
279#endif
York Sun133fbfa2013-09-16 12:49:31 -0700280#ifdef CONFIG_SYS_FSL_ERRATUM_A006379
281 if (has_erratum_a006379())
282 puts("Work-around for Erratum A006379 enabled\n");
283#endif
Shengzhou Liu424bf942013-08-15 09:31:47 +0800284#ifdef CONFIG_SYS_FSL_ERRATUM_SEC_A003571
285 if (IS_SVR_REV(svr, 1, 0))
286 puts("Work-around for Erratum A003571 enabled\n");
287#endif
York Sund217a9a2013-06-25 11:37:49 -0700288#ifdef CONFIG_SYS_FSL_ERRATUM_A005812
289 puts("Work-around for Erratum A-005812 enabled\n");
290#endif
York Sun954a1a42013-08-20 15:09:43 -0700291#ifdef CONFIG_SYS_FSL_ERRATUM_A005125
292 puts("Work-around for Erratum A005125 enabled\n");
293#endif
Nikhil Badola11856912014-02-26 17:43:15 +0530294#ifdef CONFIG_SYS_FSL_ERRATUM_A007075
295 if (has_erratum_a007075())
296 puts("Work-around for Erratum A007075 enabled\n");
297#endif
Nikhil Badolaf3dff692014-10-17 09:12:07 +0530298#ifdef CONFIG_SYS_FSL_ERRATUM_A007798
299 if (has_erratum_a007798())
300 puts("Work-around for Erratum A007798 enabled\n");
301#endif
Nikhil Badola0dc78ff2014-11-21 17:25:21 +0530302#ifdef CONFIG_SYS_FSL_ERRATUM_A004477
303 if (has_erratum_a004477())
304 puts("Work-around for Erratum A004477 enabled\n");
305#endif
Chunhe Lan9c3f77e2013-08-16 15:10:37 +0800306#ifdef CONFIG_SYS_FSL_ERRATUM_I2C_A004447
307 if ((SVR_SOC_VER(svr) == SVR_8548 && IS_SVR_REV(svr, 3, 1)) ||
308 (SVR_REV(svr) <= CONFIG_SYS_FSL_A004447_SVR_REV))
309 puts("Work-around for Erratum I2C-A004447 enabled\n");
310#endif
Suresh Gupta9c641a82014-02-26 14:29:12 +0530311#ifdef CONFIG_SYS_FSL_ERRATUM_A006261
312 if (has_erratum_a006261())
313 puts("Work-around for Erratum A006261 enabled\n");
314#endif
York Sunc3678b02014-03-28 15:07:27 -0700315#ifdef CONFIG_SYS_FSL_ERRATUM_A007212
316 check_erratum_a007212();
317#endif
Chunhe Lanf1a96ec2014-05-07 10:50:20 +0800318#ifdef CONFIG_SYS_FSL_ERRATUM_A005434
319 puts("Work-around for Erratum A-005434 enabled\n");
320#endif
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530321#if defined(CONFIG_SYS_FSL_ERRATUM_A008044) && \
322 defined(CONFIG_A008044_WORKAROUND)
Prabhakar Kushwaha31530e02014-10-29 22:33:55 +0530323 if (IS_SVR_REV(svr, 1, 0))
324 puts("Work-around for Erratum A-008044 enabled\n");
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530325#endif
Shaohui Xieb24f6d42014-11-13 11:27:49 +0800326#if defined(CONFIG_SYS_FSL_B4860QDS_XFI_ERR) && defined(CONFIG_B4860QDS)
327 puts("Work-around for Erratum XFI on B4860QDS enabled\n");
328#endif
Shengzhou Liua994b3d2015-12-16 16:45:41 +0800329#ifdef CONFIG_SYS_FSL_ERRATUM_A009663
330 puts("Work-around for Erratum A009663 enabled\n");
331#endif
Shaohui Xieb24f6d42014-11-13 11:27:49 +0800332
Kumar Gala79ee3442010-06-09 22:59:41 -0500333 return 0;
334}
335
336U_BOOT_CMD(
337 errata, 1, 0, do_errata,
338 "Report errata workarounds",
339 ""
340);