Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 6b760189d77f001684e3160b355c185ca3804961 / . / board / RPXlite_dw / u-boot.lds.debug
blob: f6d153763981fc768be1982efc2c223a75a796a9 [file] [log] [blame]
wdenke63c8ee2004-06-09 21:04:48 +0000[diff] [blame]1/*
2 * (C) Copyright 2000-2004
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(powerpc)
wdenke63c8ee2004-06-09 21:04:48 +0000[diff] [blame]25/* Do we need any of these for elf?
26 __DYNAMIC = 0; */
27SECTIONS
28{
29 /* Read-only sections, merged into text segment: */
30 . = + SIZEOF_HEADERS;
31 .interp : { *(.interp) }
32 .hash : { *(.hash) }
33 .dynsym : { *(.dynsym) }
34 .dynstr : { *(.dynstr) }
35 .rel.text : { *(.rel.text) }
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]36 .rela.text : { *(.rela.text) }
wdenke63c8ee2004-06-09 21:04:48 +0000[diff] [blame]37 .rel.data : { *(.rel.data) }
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]38 .rela.data : { *(.rela.data) }
39 .rel.rodata : { *(.rel.rodata) }
40 .rela.rodata : { *(.rela.rodata) }
wdenke63c8ee2004-06-09 21:04:48 +0000[diff] [blame]41 .rel.got : { *(.rel.got) }
42 .rela.got : { *(.rela.got) }
43 .rel.ctors : { *(.rel.ctors) }
44 .rela.ctors : { *(.rela.ctors) }
45 .rel.dtors : { *(.rel.dtors) }
46 .rela.dtors : { *(.rela.dtors) }
47 .rel.bss : { *(.rel.bss) }
48 .rela.bss : { *(.rela.bss) }
49 .rel.plt : { *(.rel.plt) }
50 .rela.plt : { *(.rela.plt) }
51 .init : { *(.init) }
52 .plt : { *(.plt) }
53 .text :
54 {
55 /* WARNING - the following is hand-optimized to fit within */
56 /* the sector layout of our flash chips! XXX FIXME XXX */
57
58 cpu/mpc8xx/start.o (.text)
59 common/dlmalloc.o (.text)
60 lib_generic/vsprintf.o (.text)
61 lib_generic/crc32.o (.text)
62
63 . = env_offset;
64 common/environment.o(.text)
65
66 *(.text)
67 *(.fixup)
68 *(.got1)
69 }
70 _etext = .;
71 PROVIDE (etext = .);
72 .rodata :
73 {
74 *(.rodata)
75 *(.rodata1)
Wolfgang Denk74812662005-12-12 16:06:05 +0100[diff] [blame]76 *(.rodata.str1.4)
77 *(.eh_frame)
wdenke63c8ee2004-06-09 21:04:48 +0000[diff] [blame]78 }
79 .fini : { *(.fini) } =0
80 .ctors : { *(.ctors) }
81 .dtors : { *(.dtors) }
82
83 /* Read-write section, merged into data segment: */
84 . = (. + 0x0FFF) & 0xFFFFF000;
85 _erotext = .;
86 PROVIDE (erotext = .);
87 .reloc :
88 {
89 *(.got)
90 _GOT2_TABLE_ = .;
91 *(.got2)
92 _FIXUP_TABLE_ = .;
93 *(.fixup)
94 }
95 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
96 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
97
98 .data :
99 {
100 *(.data)
101 *(.data1)
102 *(.sdata)
103 *(.sdata2)
104 *(.dynamic)
105 CONSTRUCTORS
106 }
107 _edata = .;
108 PROVIDE (edata = .);
109
110 __u_boot_cmd_start = .;
111 .u_boot_cmd : { *(.u_boot_cmd) }
112 __u_boot_cmd_end = .;
113
114
115 __start___ex_table = .;
116 __ex_table : { *(__ex_table) }
117 __stop___ex_table = .;
118
119 . = ALIGN(4096);
120 __init_begin = .;
121 .text.init : { *(.text.init) }
122 .data.init : { *(.data.init) }
123 . = ALIGN(4096);
124 __init_end = .;
125
126 __bss_start = .;
127 .bss :
128 {
129 *(.sbss) *(.scommon)
130 *(.dynbss)
131 *(.bss)
132 *(COMMON)
133 }
134 _end = . ;
135 PROVIDE (end = .);
136}