blob: 697171e413c2fa7e12d75e00ee1ab1767489cc83 [file] [log] [blame]
Simon Glass6b1ba982014-12-29 19:32:28 -07001config VIDEO_VESA
2 bool "Enable VESA video driver support"
3 depends on X86
4 default n
5 help
6 Turn on this option to enable a very simple driver which uses vesa
7 to discover the video mode and then provides a frame buffer for use
8 by U-Boot. This can in principle be used with any platform that
9 supports PCI and video cards that support VESA BIOS Extension (VBE).
10
Bin Mengade81272015-01-06 22:14:21 +080011config VIDEO_X86
12 bool "Enable x86 video driver support"
13 depends on X86
14 default n
15 help
16 Turn on this option to enable a very simple driver which uses vesa
17 to discover the video mode and then provides a frame buffer for use
18 by U-Boot.
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020019
20config VIDEO_LCD_SSD2828
21 bool "SSD2828 bridge chip"
22 default n
23 ---help---
24 Support for the SSD2828 bridge chip, which can take pixel data coming
25 from a parallel LCD interface and translate it on the fly into MIPI DSI
26 interface for driving a MIPI compatible LCD panel. It uses SPI for
27 configuration.
28
29config VIDEO_LCD_SSD2828_TX_CLK
30 int "SSD2828 TX_CLK frequency (in MHz)"
31 depends on VIDEO_LCD_SSD2828
Siarhei Siamashkadddccd62015-01-19 05:23:35 +020032 default 0
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020033 ---help---
34 The frequency of the crystal, which is clocking SSD2828. It may be
35 anything in the 8MHz-30MHz range and the exact value should be
36 retrieved from the board schematics. Or in the case of Allwinner
37 hardware, it can be usually found as 'lcd_xtal_freq' variable in
Siarhei Siamashkadddccd62015-01-19 05:23:35 +020038 FEX files. It can be also set to 0 for selecting PCLK from the
39 parallel LCD interface instead of TX_CLK as the PLL clock source.
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020040
41config VIDEO_LCD_SSD2828_RESET
42 string "RESET pin of SSD2828"
43 depends on VIDEO_LCD_SSD2828
44 default ""
45 ---help---
46 The reset pin of SSD2828 chip. This takes a string in the format
47 understood by 'name_to_gpio' function, e.g. PH1 for pin 1 of port H.
48
Hans de Goedea5464f22015-01-20 09:22:26 +010049config VIDEO_LCD_HITACHI_TX18D42VM
50 bool "Hitachi tx18d42vm LVDS LCD panel support"
51 depends on VIDEO
52 default n
53 ---help---
54 Support for Hitachi tx18d42vm LVDS LCD panels, these panels have a
55 lcd controller which needs to be initialized over SPI, once that is
56 done they work like a regular LVDS panel.
57
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020058config VIDEO_LCD_SPI_CS
59 string "SPI CS pin for LCD related config job"
Hans de Goedea5464f22015-01-20 09:22:26 +010060 depends on VIDEO_LCD_SSD2828 || VIDEO_LCD_HITACHI_TX18D42VM
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020061 default ""
62 ---help---
63 This is one of the SPI communication pins, involved in setting up a
64 working LCD configuration. The exact role of SPI may differ for
65 different hardware setups. The option takes a string in the format
66 understood by 'name_to_gpio' function, e.g. PH1 for pin 1 of port H.
67
68config VIDEO_LCD_SPI_SCLK
69 string "SPI SCLK pin for LCD related config job"
Hans de Goedea5464f22015-01-20 09:22:26 +010070 depends on VIDEO_LCD_SSD2828 || VIDEO_LCD_HITACHI_TX18D42VM
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020071 default ""
72 ---help---
73 This is one of the SPI communication pins, involved in setting up a
74 working LCD configuration. The exact role of SPI may differ for
75 different hardware setups. The option takes a string in the format
76 understood by 'name_to_gpio' function, e.g. PH1 for pin 1 of port H.
77
78config VIDEO_LCD_SPI_MOSI
79 string "SPI MOSI pin for LCD related config job"
Hans de Goedea5464f22015-01-20 09:22:26 +010080 depends on VIDEO_LCD_SSD2828 || VIDEO_LCD_HITACHI_TX18D42VM
Siarhei Siamashkab8329ac2015-01-19 05:23:32 +020081 default ""
82 ---help---
83 This is one of the SPI communication pins, involved in setting up a
84 working LCD configuration. The exact role of SPI may differ for
85 different hardware setups. The option takes a string in the format
86 understood by 'name_to_gpio' function, e.g. PH1 for pin 1 of port H.
87
88config VIDEO_LCD_SPI_MISO
89 string "SPI MISO pin for LCD related config job (optional)"
90 depends on VIDEO_LCD_SSD2828
91 default ""
92 ---help---
93 This is one of the SPI communication pins, involved in setting up a
94 working LCD configuration. The exact role of SPI may differ for
95 different hardware setups. If wired up, this pin may provide additional
96 useful functionality. Such as bi-directional communication with the
97 hardware and LCD panel id retrieval (if the panel can report it). The
98 option takes a string in the format understood by 'name_to_gpio'
99 function, e.g. PH1 for pin 1 of port H.