blob: ef2cc24aae8093c266ed5d44de4dc319c58626b8 [file] [log] [blame]
wdenkd9fd6ff2002-10-11 08:43:32 +00001/*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
Ben Warren1ab70f62009-12-14 16:30:39 -080029#include <netdev.h>
Marek Vasut4438a452011-11-26 11:17:32 +010030#include <asm/arch/pxa.h>
Marek Vasute570fe82011-12-12 05:34:03 +000031#include <asm/arch/pxa-regs.h>
Marek Vasut831f8492012-09-30 10:09:49 +000032#include <asm/arch/regs-mmc.h>
Marek Vasute570fe82011-12-12 05:34:03 +000033#include <asm/io.h>
wdenkd9fd6ff2002-10-11 08:43:32 +000034
Wolfgang Denkd87080b2006-03-31 18:32:53 +020035DECLARE_GLOBAL_DATA_PTR;
wdenkd9fd6ff2002-10-11 08:43:32 +000036
37/*
38 * Miscelaneous platform dependent initialisations
39 */
40
41int board_init (void)
42{
Marek Vasut3c43ca22010-10-20 20:55:44 +020043 /* We have RAM, disable cache */
44 dcache_disable();
45 icache_disable();
wdenkd9fd6ff2002-10-11 08:43:32 +000046
47 /* arch number of Lubbock-Board */
wdenk731215e2004-10-10 18:41:04 +000048 gd->bd->bi_arch_number = MACH_TYPE_LUBBOCK;
wdenkd9fd6ff2002-10-11 08:43:32 +000049
50 /* adress of boot parameters */
51 gd->bd->bi_boot_params = 0xa0000100;
52
Marek Vasute570fe82011-12-12 05:34:03 +000053 /* Configure GPIO6 and GPIO8 as OUT, AF1. */
54 setbits_le32(GPDR0, (1 << 6) | (1 << 8));
55 clrsetbits_le32(GAFR0_L, (3 << 12) | (3 << 16), (1 << 12) | (1 << 16));
56
wdenkdb2f721f2003-03-06 00:58:30 +000057 return 0;
wdenkd9fd6ff2002-10-11 08:43:32 +000058}
59
Marek Vasut831f8492012-09-30 10:09:49 +000060#ifdef CONFIG_CMD_MMC
61int board_mmc_init(bd_t *bis)
62{
63 pxa_mmc_register(0);
64 return 0;
65}
66#endif
67
wdenkc837dcb2004-01-20 23:12:12 +000068int board_late_init(void)
wdenk71f95112003-06-15 22:40:42 +000069{
wdenkc837dcb2004-01-20 23:12:12 +000070 setenv("stdout", "serial");
71 setenv("stderr", "serial");
wdenk71f95112003-06-15 22:40:42 +000072 return 0;
73}
74
Marek Vasut3c43ca22010-10-20 20:55:44 +020075int dram_init(void)
76{
Marek Vasutf68d2a22011-11-26 11:18:57 +010077 pxa2xx_dram_init();
Marek Vasut3c43ca22010-10-20 20:55:44 +020078 gd->ram_size = PHYS_SDRAM_1_SIZE;
79 return 0;
80}
wdenk71f95112003-06-15 22:40:42 +000081
Marek Vasut3c43ca22010-10-20 20:55:44 +020082void dram_init_banksize(void)
wdenkd9fd6ff2002-10-11 08:43:32 +000083{
wdenkd9fd6ff2002-10-11 08:43:32 +000084 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
85 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
wdenkd9fd6ff2002-10-11 08:43:32 +000086}
Ben Warren1ab70f62009-12-14 16:30:39 -080087
88#ifdef CONFIG_CMD_NET
89int board_eth_init(bd_t *bis)
90{
91 int rc = 0;
92#ifdef CONFIG_LAN91C96
93 rc = lan91c96_initialize(0, CONFIG_LAN91C96_BASE);
94#endif
95 return rc;
96}
97#endif