blob: de7a53a8c22b5fe6454c23f1587b0376c9f66905 [file] [log] [blame]
Ilya Yanokbc8f8c22010-09-17 23:41:50 +02001/*
2 * Copyright (C) 2009-2010 Freescale Semiconductor, Inc.
3 * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com
4 *
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Ilya Yanokbc8f8c22010-09-17 23:41:50 +02007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * High Level Configuration Options
14 */
15#define CONFIG_E300 1 /* E300 family */
16#define CONFIG_MPC83xx 1 /* MPC83xx family */
Gerlando Falauto8afad912012-10-10 22:13:07 +000017#define CONFIG_MPC830x 1 /* MPC830x family */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020018#define CONFIG_MPC8308 1 /* MPC8308 CPU specific */
19#define CONFIG_MPC8308_P1M 1 /* mpc8308_p1m board specific */
20
Wolfgang Denk2ae18242010-10-06 09:05:45 +020021#ifndef CONFIG_SYS_TEXT_BASE
22#define CONFIG_SYS_TEXT_BASE 0xFC000000
23#endif
24
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020025/*
26 * On-board devices
27 *
28 * TSECs
29 */
30#define CONFIG_TSEC1
31#define CONFIG_TSEC2
32
33/*
34 * System Clock Setup
35 */
36#define CONFIG_83XX_CLKIN 33333333 /* in Hz */
37#define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN
38
39/*
40 * Hardware Reset Configuration Word
41 * if CLKIN is 66.66MHz, then
42 * CSB = 133MHz, DDRC = 266MHz, LBC = 133MHz
43 * We choose the A type silicon as default, so the core is 400Mhz.
44 */
45#define CONFIG_SYS_HRCW_LOW (\
46 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
47 HRCWL_DDR_TO_SCB_CLK_2X1 |\
48 HRCWL_SVCOD_DIV_2 |\
49 HRCWL_CSB_TO_CLKIN_4X1 |\
50 HRCWL_CORE_TO_CSB_3X1)
51/*
52 * There are neither HRCWH_PCI_HOST nor HRCWH_PCI1_ARBITER_ENABLE bits
53 * in 8308's HRCWH according to the manual, but original Freescale's
54 * code has them and I've expirienced some problems using the board
55 * with BDI3000 attached when I've tried to set these bits to zero
56 * (UART doesn't work after the 'reset run' command).
57 */
58#define CONFIG_SYS_HRCW_HIGH (\
59 HRCWH_PCI_HOST |\
60 HRCWH_PCI1_ARBITER_ENABLE |\
61 HRCWH_CORE_ENABLE |\
62 HRCWH_FROM_0X00000100 |\
63 HRCWH_BOOTSEQ_DISABLE |\
64 HRCWH_SW_WATCHDOG_DISABLE |\
65 HRCWH_ROM_LOC_LOCAL_16BIT |\
66 HRCWH_RL_EXT_LEGACY |\
67 HRCWH_TSEC1M_IN_MII |\
68 HRCWH_TSEC2M_IN_MII |\
69 HRCWH_BIG_ENDIAN)
70
71/*
72 * System IO Config
73 */
74#define CONFIG_SYS_SICRH (\
75 SICRH_ESDHC_A_GPIO |\
76 SICRH_ESDHC_B_GPIO |\
77 SICRH_ESDHC_C_GTM |\
78 SICRH_GPIO_A_TSEC2 |\
79 SICRH_GPIO_B_TSEC2_TX_CLK |\
80 SICRH_IEEE1588_A_GPIO |\
81 SICRH_USB |\
82 SICRH_GTM_GPIO |\
83 SICRH_IEEE1588_B_GPIO |\
84 SICRH_ETSEC2_CRS |\
85 SICRH_GPIOSEL_1 |\
86 SICRH_TMROBI_V3P3 |\
87 SICRH_TSOBI1_V3P3 |\
88 SICRH_TSOBI2_V3P3) /* 0xf577d100 */
89#define CONFIG_SYS_SICRL (\
90 SICRL_SPI_PF0 |\
91 SICRL_UART_PF0 |\
92 SICRL_IRQ_PF0 |\
93 SICRL_I2C2_PF0 |\
94 SICRL_ETSEC1_TX_CLK) /* 0x00000000 */
95
96#define CONFIG_SYS_GPIO1_PRELIM
97/* GPIO Default input/output settings */
98#define CONFIG_SYS_GPIO1_DIR 0x7AAF8C00
99/*
100 * Default GPIO values:
101 * LED#1 enabled; WLAN enabled; Both COM LED on (orange)
102 */
103#define CONFIG_SYS_GPIO1_DAT 0x08008C00
104
105/*
106 * IMMR new address
107 */
108#define CONFIG_SYS_IMMR 0xE0000000
109
110/*
111 * SERDES
112 */
113#define CONFIG_FSL_SERDES
114#define CONFIG_FSL_SERDES1 0xe3000
115
116/*
117 * Arbiter Setup
118 */
119#define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth is 4 */
120#define CONFIG_SYS_ACR_RPTCNT 3 /* Arbiter repeat count is 4 */
121#define CONFIG_SYS_SPCR_TSECEP 3 /* eTSEC emergency priority is highest */
122
123/*
124 * DDR Setup
125 */
126#define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */
127#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
128#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
129#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
130#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
131 | DDRCDR_PZ_LOZ \
132 | DDRCDR_NZ_LOZ \
133 | DDRCDR_ODT \
134 | DDRCDR_Q_DRN)
135 /* 0x7b880001 */
136/*
137 * Manually set up DDR parameters
138 * consist of two chips HY5PS12621BFP-C4 from HYNIX
139 */
140
141#define CONFIG_SYS_DDR_SIZE 128 /* MB */
142
143#define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
144#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
Joe Hershberger2fef4022011-10-11 23:57:29 -0500145 | CSCONFIG_ODT_RD_NEVER \
146 | CSCONFIG_ODT_WR_ONLY_CURRENT \
147 | CSCONFIG_ROW_BIT_13 \
148 | CSCONFIG_COL_BIT_10)
149 /* 0x80010102 */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200150#define CONFIG_SYS_DDR_TIMING_3 0x00000000
151#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
152 | (0 << TIMING_CFG0_WRT_SHIFT) \
153 | (0 << TIMING_CFG0_RRT_SHIFT) \
154 | (0 << TIMING_CFG0_WWT_SHIFT) \
155 | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
156 | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
157 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
158 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
159 /* 0x00220802 */
160#define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
161 | (7 << TIMING_CFG1_ACTTOPRE_SHIFT) \
162 | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
163 | (5 << TIMING_CFG1_CASLAT_SHIFT) \
164 | (6 << TIMING_CFG1_REFREC_SHIFT) \
165 | (2 << TIMING_CFG1_WRREC_SHIFT) \
166 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
167 | (2 << TIMING_CFG1_WRTORD_SHIFT))
168 /* 0x27256222 */
169#define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
170 | (4 << TIMING_CFG2_CPO_SHIFT) \
171 | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
172 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
173 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
174 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
175 | (5 << TIMING_CFG2_FOUR_ACT_SHIFT))
176 /* 0x121048c5 */
177#define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
178 | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
179 /* 0x03600100 */
180#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
181 | SDRAM_CFG_SDRAM_TYPE_DDR2 \
Joe Hershberger2fef4022011-10-11 23:57:29 -0500182 | SDRAM_CFG_DBW_32)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200183 /* 0x43080000 */
184
185#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */
186#define CONFIG_SYS_DDR_MODE ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
187 | (0x0232 << SDRAM_MODE_SD_SHIFT))
188 /* ODT 150ohm CL=3, AL=1 on SDRAM */
189#define CONFIG_SYS_DDR_MODE2 0x00000000
190
191/*
192 * Memory test
193 */
194#define CONFIG_SYS_MEMTEST_START 0x00001000 /* memtest region */
195#define CONFIG_SYS_MEMTEST_END 0x07f00000
196
197/*
198 * The reserved memory
199 */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200200#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200201
202#define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */
203#define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
204
205/*
206 * Initial RAM Base Address Setup
207 */
208#define CONFIG_SYS_INIT_RAM_LOCK 1
209#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
Joe Hershberger80ae4df2011-10-11 23:57:24 -0500210#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200211#define CONFIG_SYS_GBL_DATA_OFFSET \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200212 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200213
214/*
215 * Local Bus Configuration & Clock Setup
216 */
217#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
218#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2
219#define CONFIG_SYS_LBC_LBCR 0x00040000
220
221/*
222 * FLASH on the Local Bus
223 */
224#define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */
225#define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
226#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
227
228#define CONFIG_SYS_FLASH_BASE 0xFC000000 /* FLASH base address */
229#define CONFIG_SYS_FLASH_SIZE 64 /* FLASH size is 64M */
230#define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */
231
232/* Window base at flash base */
233#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
234#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_64MB)
235
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500236#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
237 | BR_PS_16 /* 16 bit port */ \
238 | BR_MS_GPCM /* MSEL = GPCM */ \
239 | BR_V) /* valid */
240#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200241 | OR_UPM_XAM \
242 | OR_GPCM_CSNT \
243 | OR_GPCM_ACS_DIV2 \
244 | OR_GPCM_XACS \
245 | OR_GPCM_SCY_4 \
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500246 | OR_GPCM_TRLX_SET \
247 | OR_GPCM_EHTR_SET)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200248
249#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
250#define CONFIG_SYS_MAX_FLASH_SECT 512
251
252/* Flash Erase Timeout (ms) */
253#define CONFIG_SYS_FLASH_ERASE_TOUT (1000 * 1024)
254/* Flash Write Timeout (ms) */
255#define CONFIG_SYS_FLASH_WRITE_TOUT (500 * 1024)
256
257/*
258 * SJA1000 CAN controller on Local Bus
259 */
Joe Hershberger80ae4df2011-10-11 23:57:24 -0500260#define CONFIG_SYS_SJA1000_BASE 0xFBFF0000
261#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_SJA1000_BASE \
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500262 | BR_PS_8 /* 8 bit port size */ \
263 | BR_MS_GPCM /* MSEL = GPCM */ \
264 | BR_V) /* valid */
265#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200266 | OR_GPCM_SCY_5 \
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500267 | OR_GPCM_EHTR_SET)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200268 /* 0xFFFF8052 */
269
270#define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_SJA1000_BASE
271#define CONFIG_SYS_LBLAWAR1_PRELIM (LBLAWAR_EN | LBLAWAR_32KB)
272
273/*
274 * CPLD on Local Bus
275 */
Joe Hershberger80ae4df2011-10-11 23:57:24 -0500276#define CONFIG_SYS_CPLD_BASE 0xFBFF8000
277#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_CPLD_BASE \
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500278 | BR_PS_8 /* 8 bit port */ \
279 | BR_MS_GPCM /* MSEL = GPCM */ \
280 | BR_V) /* valid */
281#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200282 | OR_GPCM_SCY_4 \
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500283 | OR_GPCM_EHTR_SET)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200284 /* 0xFFFF8042 */
285
286#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_CPLD_BASE
287#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_32KB)
288
289/*
290 * Serial Port
291 */
292#define CONFIG_CONS_INDEX 1
293#undef CONFIG_SERIAL_SOFTWARE_FIFO
294#define CONFIG_SYS_NS16550
295#define CONFIG_SYS_NS16550_SERIAL
296#define CONFIG_SYS_NS16550_REG_SIZE 1
297#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
298
299#define CONFIG_SYS_BAUDRATE_TABLE \
300 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
301
302#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500)
303#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
304
305/* Use the HUSH parser */
306#define CONFIG_SYS_HUSH_PARSER
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200307
308/* Pass open firmware flat tree */
309#define CONFIG_OF_LIBFDT 1
310#define CONFIG_OF_BOARD_SETUP 1
311#define CONFIG_OF_STDOUT_VIA_ALIAS 1
312
313/* I2C */
Heiko Schocher00f792e2012-10-24 13:48:22 +0200314#define CONFIG_SYS_I2C
315#define CONFIG_SYS_I2C_FSL
316#define CONFIG_SYS_FSL_I2C_SPEED 400000
317#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
318#define CONFIG_SYS_FSL_I2C2_SPEED 400000
319#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
320#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
321#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200322
323/*
324 * General PCI
325 * Addresses are mapped 1-1.
326 */
327#define CONFIG_SYS_PCIE1_BASE 0xA0000000
328#define CONFIG_SYS_PCIE1_MEM_BASE 0xA0000000
329#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA0000000
330#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
331#define CONFIG_SYS_PCIE1_CFG_BASE 0xB0000000
332#define CONFIG_SYS_PCIE1_CFG_SIZE 0x01000000
333#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
334#define CONFIG_SYS_PCIE1_IO_PHYS 0xB1000000
335#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
336
337/* enable PCIE clock */
338#define CONFIG_SYS_SCCR_PCIEXP1CM 1
339
340#define CONFIG_PCI
Gabor Juhos842033e2013-05-30 07:06:12 +0000341#define CONFIG_PCI_INDIRECT_BRIDGE
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200342#define CONFIG_PCIE
343
344#define CONFIG_PCI_PNP /* do pci plug-and-play */
345
346#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
347#define CONFIG_83XX_GENERIC_PCIE_REGISTER_HOSES 1
348
349/*
350 * TSEC
351 */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200352#define CONFIG_TSEC_ENET /* TSEC ethernet support */
353#define CONFIG_SYS_TSEC1_OFFSET 0x24000
354#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
355#define CONFIG_SYS_TSEC2_OFFSET 0x25000
356#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
357
358/*
359 * TSEC ethernet configuration
360 */
361#define CONFIG_MII 1 /* MII PHY management */
362#define CONFIG_TSEC1_NAME "eTSEC0"
363#define CONFIG_TSEC2_NAME "eTSEC1"
364#define TSEC1_PHY_ADDR 1
365#define TSEC2_PHY_ADDR 2
366#define TSEC1_PHYIDX 0
367#define TSEC2_PHYIDX 0
368#define TSEC1_FLAGS 0
369#define TSEC2_FLAGS 0
370
371/* Options are: eTSEC[0-1] */
372#define CONFIG_ETHPRIME "eTSEC0"
373
374/*
375 * Environment
376 */
377#define CONFIG_ENV_IS_IN_FLASH 1
378#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
379 CONFIG_SYS_MONITOR_LEN)
380#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
381#define CONFIG_ENV_SIZE 0x2000
382#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
383#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
384
385#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
386#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
387
388/*
389 * BOOTP options
390 */
391#define CONFIG_BOOTP_BOOTFILESIZE
392#define CONFIG_BOOTP_BOOTPATH
393#define CONFIG_BOOTP_GATEWAY
394#define CONFIG_BOOTP_HOSTNAME
395
396/*
397 * Command line configuration.
398 */
399#include <config_cmd_default.h>
400
401#define CONFIG_CMD_DHCP
402#define CONFIG_CMD_I2C
403#define CONFIG_CMD_MII
404#define CONFIG_CMD_NET
405#define CONFIG_CMD_PCI
406#define CONFIG_CMD_PING
407
408#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
409
410/*
411 * Miscellaneous configurable options
412 */
413#define CONFIG_SYS_LONGHELP /* undef to save memory */
414#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200415
416#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
417
418/* Print Buffer Size */
419#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
420#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
421/* Boot Argument Buffer Size */
422#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200423
424/*
425 * For booting Linux, the board info and command line data
426 * have to be in the first 8 MB of memory, since this is
427 * the maximum mapped by the Linux kernel during initialization.
428 */
Kim Phillips9eda7702010-09-22 15:36:27 -0500429#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200430
431/*
432 * Core HID Setup
433 */
434#define CONFIG_SYS_HID0_INIT 0x000000000
435#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \
436 HID0_ENABLE_INSTRUCTION_CACHE | \
437 HID0_ENABLE_DYNAMIC_POWER_MANAGMENT)
438#define CONFIG_SYS_HID2 HID2_HBE
439
440/*
441 * MMU Setup
442 */
443
444/* DDR: cache cacheable */
Joe Hershberger72cd4082011-10-11 23:57:28 -0500445#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200446 BATL_MEMCOHERENCE)
447#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_128M | \
448 BATU_VS | BATU_VP)
449#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
450#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
451
452/* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
Joe Hershberger72cd4082011-10-11 23:57:28 -0500453#define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR | BATL_PP_RW | \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200454 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
455#define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR | BATU_BL_8M | BATU_VS | \
456 BATU_VP)
457#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
458#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
459
460/* FLASH: icache cacheable, but dcache-inhibit and guarded */
Joe Hershberger72cd4082011-10-11 23:57:28 -0500461#define CONFIG_SYS_IBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200462 BATL_MEMCOHERENCE)
463#define CONFIG_SYS_IBAT2U (CONFIG_SYS_FLASH_BASE | BATU_BL_8M | \
464 BATU_VS | BATU_VP)
Joe Hershberger72cd4082011-10-11 23:57:28 -0500465#define CONFIG_SYS_DBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200466 BATL_CACHEINHIBIT | \
467 BATL_GUARDEDSTORAGE)
468#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
469
470/* Stack in dcache: cacheable, no memory coherence */
Joe Hershberger72cd4082011-10-11 23:57:28 -0500471#define CONFIG_SYS_IBAT3L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200472#define CONFIG_SYS_IBAT3U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | \
473 BATU_VS | BATU_VP)
474#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
475#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
476
477/*
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200478 * Environment Configuration
479 */
480
481#define CONFIG_ENV_OVERWRITE
482
483#if defined(CONFIG_TSEC_ENET)
484#define CONFIG_HAS_ETH0
485#define CONFIG_HAS_ETH1
486#endif
487
488#define CONFIG_BAUDRATE 115200
489
490#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
491
492#define CONFIG_BOOTDELAY 5 /* -1 disables auto-boot */
493
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200494#define CONFIG_EXTRA_ENV_SETTINGS \
495 "netdev=eth0\0" \
496 "consoledev=ttyS0\0" \
497 "nfsargs=setenv bootargs root=/dev/nfs rw " \
498 "nfsroot=${serverip}:${rootpath}\0" \
499 "ramargs=setenv bootargs root=/dev/ram rw\0" \
500 "addip=setenv bootargs ${bootargs} " \
501 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
502 ":${hostname}:${netdev}:off panic=1\0" \
503 "addtty=setenv bootargs ${bootargs}" \
504 " console=${consoledev},${baudrate}\0" \
505 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
506 "addmisc=setenv bootargs ${bootargs}\0" \
507 "kernel_addr=FC0A0000\0" \
508 "fdt_addr=FC2A0000\0" \
509 "ramdisk_addr=FC2C0000\0" \
510 "u-boot=mpc8308_p1m/u-boot.bin\0" \
511 "kernel_addr_r=1000000\0" \
512 "fdt_addr_r=C00000\0" \
513 "hostname=mpc8308_p1m\0" \
514 "bootfile=mpc8308_p1m/uImage\0" \
515 "fdtfile=mpc8308_p1m/mpc8308_p1m.dtb\0" \
516 "rootpath=/opt/eldk-4.2/ppc_6xx\0" \
517 "flash_self=run ramargs addip addtty addmtd addmisc;" \
518 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
519 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
520 "bootm ${kernel_addr} - ${fdt_addr}\0" \
521 "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
522 "tftp ${fdt_addr_r} ${fdtfile};" \
523 "run nfsargs addip addtty addmtd addmisc;" \
524 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
525 "bootcmd=run flash_self\0" \
526 "load=tftp ${loadaddr} ${u-boot}\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200527 "update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE) \
528 " +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200529 " +${filesize};cp.b ${fileaddr} " \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200530 __stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
Ilya Yanokbc8f8c22010-09-17 23:41:50 +0200531 "upd=run load update\0" \
532
533#endif /* __CONFIG_H */