Blame - board/gdsys/405ex/405ex.c - github/trini/u-boot

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

1

#include <common.h>

2

#include <asm/ppc4xx.h>

3

#include <asm/ppc405.h>

4

#include <asm/processor.h>

5

#include <asm/io.h>

6

7

#include <gdsys_fpga.h>

#include "405ex.h"

#define REFLECTION_TESTPATTERN 0xdede

12

#define REFLECTION_TESTPATTERN_INV (~REFLECTION_TESTPATTERN & 0xffff)

13

Dirk Eibach

aba27ac

2013-06-26 16:04:26 +0200

[diff] [blame]

14

#ifdef CONFIG_SYS_FPGA_NO_RFL_HI

15

#define REFLECTION_TESTREG reflection_low

16

#else

17

#define REFLECTION_TESTREG reflection_high

18

#endif

19

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

20

DECLARE_GLOBAL_DATA_PTR;

21

22

int get_fpga_state(unsigned dev)

23

{

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

24

return gd->arch.fpga_state[dev];

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

25

}

26

27

void print_fpga_state(unsigned dev)

28

{

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

29

if (gd->arch.fpga_state[dev] & FPGA_STATE_DONE_FAILED)

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

30

puts(" Waiting for FPGA-DONE timed out.\n");

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

31

if (gd->arch.fpga_state[dev] & FPGA_STATE_REFLECTION_FAILED)

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

32

puts(" FPGA reflection test failed.\n");

33

}

34

35

int board_early_init_f(void)

{

u32 val;

/*--------------------------------------------------------------------+

40

| Interrupt controller setup

41

+--------------------------------------------------------------------+

42

+---------------------------------------------------------------------+

43

44

+---------+-----------------------------------+-------+-------+-------+

45

46

47

| IRQ 02 | IIC0 | High | Level | Non |

48

| IRQ 03 | TBD | High | Level | Non |

49

| IRQ 04 | TBD | High | Level | Non |

50

| IRQ 05 | EBM | High | Level | Non |

51

| IRQ 06 | BGI | High | Level | Non |

52

| IRQ 07 | IIC1 | Rising| Edge | Non |

53

| IRQ 08 | SPI | High | Lvl/ed| Non |

54

| IRQ 09 | External IRQ 0 - (PCI-Express) | pgm H | Pgm | Non |

| IRQ 27 | External IRQ 4 | pgm H | Pgm | Non |

|----------------------------------------------------------------------

| IRQ 37 | EBC | High |Lvl Edg| Non |

|----------------------------------------------------------------------

| IRQ 71 | Reserved | N/A | N/A | Non |

| IRQ 79 | Reserved | N/A | N/A | Non |

| IRQ 87 | Reserved | N/A | N/A | Non |

| IRQ 94 | Reserved | N/A | N/A | Non |

141

| IRQ 95 | Reserved | N/A | N/A | Non |

142

|---------------------------------------------------------------------

143

+---------+-----------------------------------+-------+-------+------*/

144

/*--------------------------------------------------------------------+

145

| Initialise UIC registers. Clear all interrupts. Disable all

146

| interrupts.

147

| Set critical interrupt values. Set interrupt polarities. Set

148

| interrupt trigger levels. Make bit 0 High priority. Clear all

149

| interrupts again.

150

+-------------------------------------------------------------------*/

151

152

mtdcr(UIC2SR, 0xffffffff); /* Clear all interrupts */

153

mtdcr(UIC2ER, 0x00000000); /* disable all interrupts */

154

mtdcr(UIC2CR, 0x00000000); /* Set Critical / Non Critical interrupts */

155

mtdcr(UIC2PR, 0xf7ffffff); /* Set Interrupt Polarities */

156

mtdcr(UIC2TR, 0x01e1fff8); /* Set Interrupt Trigger Levels */

157

mtdcr(UIC2VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

158

mtdcr(UIC2SR, 0x00000000); /* clear all interrupts */

159

mtdcr(UIC2SR, 0xffffffff); /* clear all interrupts */

160

161

mtdcr(UIC1SR, 0xffffffff); /* Clear all interrupts */

162

mtdcr(UIC1ER, 0x00000000); /* disable all interrupts */

163

mtdcr(UIC1CR, 0x00000000); /* Set Critical / Non Critical interrupts */

164

mtdcr(UIC1PR, 0xfffac785); /* Set Interrupt Polarities */

165

mtdcr(UIC1TR, 0x001d0040); /* Set Interrupt Trigger Levels */

166

mtdcr(UIC1VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

167

mtdcr(UIC1SR, 0x00000000); /* clear all interrupts */

168

mtdcr(UIC1SR, 0xffffffff); /* clear all interrupts */

169

170

mtdcr(UIC0SR, 0xffffffff); /* Clear all interrupts */

171

mtdcr(UIC0ER, 0x0000000a); /* Disable all interrupts */

172

/* Except cascade UIC0 and UIC1 */

173

mtdcr(UIC0CR, 0x00000000); /* Set Critical / Non Critical interrupts */

174

mtdcr(UIC0PR, 0xffbfefef); /* Set Interrupt Polarities */

175

mtdcr(UIC0TR, 0x00007000); /* Set Interrupt Trigger Levels */

176

mtdcr(UIC0VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

177

mtdcr(UIC0SR, 0x00000000); /* clear all interrupts */

178

mtdcr(UIC0SR, 0xffffffff); /* clear all interrupts */

179

180

/*

181

* Note: Some cores are still in reset when the chip starts, so

182

* take them out of reset

*/

mtsdr(SDR0_SRST, 0);

/*

* Configure PFC (Pin Function Control) registers

188

*/

189

val = SDR0_PFC1_GPT_FREQ;

190

mtsdr(SDR0_PFC1, val);

return 0;

}

int board_early_init_r(void)

{

unsigned k;

unsigned ctr;

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k)

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

201

gd->arch.fpga_state[k] = 0;

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

/*

* reset FPGA

*/

gd405ex_init();

gd405ex_set_fpga_reset(1);

gd405ex_setup_hw();

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {

213

ctr = 0;

214

while (!gd405ex_get_fpga_done(k)) {

215

udelay(100000);

216

if (ctr++ > 5) {

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

217

gd->arch.fpga_state[k] |=

218

FPGA_STATE_DONE_FAILED;

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

break;

}

}

}

udelay(10);

gd405ex_set_fpga_reset(0);

227

228

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

229

/*

230

* wait for fpga out of reset

231

*/

232

ctr = 0;

233

while (1) {

Dirk Eibach

aba27ac

2013-06-26 16:04:26 +0200

[diff] [blame]

234

u16 val;

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

235

Dirk Eibach

aba27ac

2013-06-26 16:04:26 +0200

[diff] [blame]

236

FPGA_SET_REG(k, reflection_low, REFLECTION_TESTPATTERN);

237

238

FPGA_GET_REG(k, REFLECTION_TESTREG, &val);

239

if (val == REFLECTION_TESTPATTERN_INV)

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

break;

udelay(100000);

if (ctr++ > 5) {

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame]

244

gd->arch.fpga_state[k] |=

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

245

FPGA_STATE_REFLECTION_FAILED;

break;

}

}

}

return 0;

}