blob: 881aacc582536b281d6bdff4c0fc41053ce1b6ae [file] [log] [blame]
Michal Simek85231c02018-03-28 15:09:32 +02001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * dts file for Xilinx ZynqMP ZC1254
4 *
5 * (C) Copyright 2015 - 2018, Xilinx, Inc.
6 *
7 * Michal Simek <michal.simek@xilinx.com>
8 * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
9 */
10
11/dts-v1/;
12
13#include "zynqmp.dtsi"
14#include "zynqmp-clk-ccf.dtsi"
15
16/ {
17 model = "ZynqMP ZC1254 RevA";
18 compatible = "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254", "xlnx,zynqmp";
19
20 aliases {
21 serial0 = &uart0;
22 serial1 = &dcc;
23 spi0 = &qspi;
24 };
25
26 chosen {
27 bootargs = "earlycon";
28 stdout-path = "serial0:115200n8";
29 };
30
31 memory@0 {
32 device_type = "memory";
33 reg = <0x0 0x0 0x0 0x80000000>;
34 };
35};
36
37&dcc {
38 status = "okay";
39};
40
41&qspi {
42 status = "okay";
43 flash@0 {
Michal Simek0ed45f02018-07-26 12:43:42 +020044 compatible = "m25p80", "spi-flash"; /* 32MB */
Michal Simek85231c02018-03-28 15:09:32 +020045 #address-cells = <1>;
46 #size-cells = <1>;
47 reg = <0x0>;
48 spi-tx-bus-width = <1>;
49 spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
50 spi-max-frequency = <108000000>; /* Based on DC1 spec */
51 partition@qspi-fsbl-uboot { /* for testing purpose */
52 label = "qspi-fsbl-uboot";
53 reg = <0x0 0x100000>;
54 };
55 partition@qspi-linux { /* for testing purpose */
56 label = "qspi-linux";
57 reg = <0x100000 0x500000>;
58 };
59 partition@qspi-device-tree { /* for testing purpose */
60 label = "qspi-device-tree";
61 reg = <0x600000 0x20000>;
62 };
63 partition@qspi-rootfs { /* for testing purpose */
64 label = "qspi-rootfs";
65 reg = <0x620000 0x5E0000>;
66 };
67 };
68};
69
70&uart0 {
71 status = "okay";
72};