blob: cae7acdb70b2fa0899bde48244849f5f1f4546e4 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Tom Warrenefc05ae2011-01-27 10:58:07 +00002/*
Stephen Warrenf3d93302012-05-21 10:04:27 +00003 * (C) Copyright 2010-2012
Tom Warrenefc05ae2011-01-27 10:58:07 +00004 * NVIDIA Corporation <www.nvidia.com>
Tom Warrenefc05ae2011-01-27 10:58:07 +00005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Allen Martin00a27492012-08-31 08:30:00 +000011#include "tegra20-common.h"
Tom Warrenefc05ae2011-01-27 10:58:07 +000012
13/* High-level configuration options */
Tom Rinie660e972022-12-04 10:13:58 -050014#define CFG_TEGRA_BOARD_STRING "NVIDIA Harmony"
Tom Warrenefc05ae2011-01-27 10:58:07 +000015
16/* Board-specific serial config */
Tom Warrenefc05ae2011-01-27 10:58:07 +000017
18/* UARTD: keyboard satellite board UART, default */
Tom Rini91092132022-11-16 13:10:28 -050019#define CFG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
Tom Warren29f3e3f2012-09-04 17:00:24 -070020#ifdef CONFIG_TEGRA_ENABLE_UARTA
Tom Warrenefc05ae2011-01-27 10:58:07 +000021/* UARTA: debug board UART */
Tom Rini91092132022-11-16 13:10:28 -050022#define CFG_SYS_NS16550_COM2 NV_PA_APB_UARTA_BASE
Tom Warrenefc05ae2011-01-27 10:58:07 +000023#endif
24
Stephen Warren9614a1e2012-07-30 07:37:52 +000025/* NAND support */
Stephen Warren9614a1e2012-07-30 07:37:52 +000026
27/* Environment in NAND (which is 512M), aligned to start of last sector */
Stephen Warrenbea26742012-05-16 06:21:00 +000028
Tom Warren29f3e3f2012-09-04 17:00:24 -070029#include "tegra-common-post.h"
Stephen Warrenbea26742012-05-16 06:21:00 +000030
Tom Warrenefc05ae2011-01-27 10:58:07 +000031#endif /* __CONFIG_H */