Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 50d562c01ff0a9f500ed9821a74e841d6f6dc133 / . / configs / P1010RDB-PA_NOR_defconfig
blob: d83b61aaaac9e1e350fac7d30332e99ee5525b1c [file] [log] [blame]
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x2000
5CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="p1010rdb-pa"
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]7CONFIG_ENV_ADDR=0xEFF20000
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC85xx=y
York Sun76016862016-11-16 13:30:06 -0800[diff] [blame]9CONFIG_TARGET_P1010RDB_PA=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]10CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Rinifbc36212022-06-15 12:03:45 -0400[diff] [blame]11CONFIG_ENABLE_36BIT_PHYS=y
Tom Rinide47ff52022-06-10 22:59:37 -0400[diff] [blame]12CONFIG_SYS_MPC85XX_NO_RESETVEC=y
Tom Rini3dc29872022-06-20 08:07:45 -0400[diff] [blame]13CONFIG_PCIE1=y
14CONFIG_PCIE2=y
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]15CONFIG_FIT=y
16CONFIG_FIT_VERBOSE=y
17CONFIG_OF_BOARD_SETUP=y
18CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rinid8e84612022-06-20 08:07:42 -0400[diff] [blame]19CONFIG_FSL_FIXED_MMC_LOCATION=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]20CONFIG_BOOTDELAY=10
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]21CONFIG_USE_BOOTCOMMAND=y
22CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;tftp $ramdiskaddr $ramdiskfile;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
Simon Glassef26d602016-10-17 20:12:37 -0600[diff] [blame]23CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassa5d67542017-01-23 13:31:20 -0700[diff] [blame]24CONFIG_BOARD_EARLY_INIT_F=y
Mario Six02ddc142018-03-28 14:38:15 +0200[diff] [blame]25CONFIG_BOARD_EARLY_INIT_R=y
Tom Riniadad96e2016-04-21 21:37:19 -0400[diff] [blame]26CONFIG_HUSH_PARSER=y
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame]27CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]28CONFIG_CMD_IMLS=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]29CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
30CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]31CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]32CONFIG_CMD_MMC=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]33CONFIG_CMD_USB=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_MII=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]35CONFIG_CMD_PING=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_EXT2=y
37CONFIG_CMD_FAT=y
Tom Rini43ede0b2017-10-22 17:55:07 -0400[diff] [blame]38CONFIG_MTDIDS_DEFAULT="nand0=ff800000.flash"
39CONFIG_MTDPARTS_DEFAULT="mtdparts=ff800000.flash:2m(uboot-env),1m(dtb),5m(kernel),56m(fs),-(usr)"
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]40CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]41CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]42CONFIG_ENV_IS_IN_FLASH=y
Tom Rinifdfb17b2022-02-25 11:19:48 -0500[diff] [blame]43CONFIG_USE_BOOTFILE=y
44CONFIG_BOOTFILE="uImage"
Tom Rini0e14cdf2022-03-11 09:12:07 -0500[diff] [blame]45CONFIG_USE_ETHPRIME=y
46CONFIG_ETHPRIME="eTSEC1"
Tom Rini0a816d92022-06-10 22:59:27 -0400[diff] [blame]47CONFIG_FSL_SATA_V2=y
Simon Glassedca8cf2022-01-31 07:49:37 -0700[diff] [blame]48CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rini28522672017-03-01 16:51:58 -0500[diff] [blame]49CONFIG_FSL_CAAM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]50CONFIG_DDR_CLK_FREQ=66666666
Tom Rinibca45092022-06-15 12:03:54 -0400[diff] [blame]51CONFIG_SYS_SPD_BUS_NUM=1
Tom Rinif9147d62022-02-25 11:19:53 -0500[diff] [blame]52CONFIG_CHIP_SELECTS_PER_CTRL=1
Tom Rinic24e8e22022-06-15 12:03:55 -0400[diff] [blame]53CONFIG_SYS_DDR_RAW_TIMING=y
Tom Rini41e47b42022-06-06 12:13:29 -0400[diff] [blame]54CONFIG_COMMON_INIT_DDR=y
Tom Rini90f08192022-05-21 14:44:28 -0400[diff] [blame]55CONFIG_SPL_COMMON_INIT_DDR=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]56CONFIG_DM_I2C=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]57CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]58CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rini6d5d0c92021-08-18 23:12:35 -0400[diff] [blame]59CONFIG_SYS_I2C_FSL=y
60CONFIG_SYS_FSL_I2C_OFFSET=0x3000
61CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
62CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]63CONFIG_FSL_ESDHC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]64CONFIG_MTD=y
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]65CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]66CONFIG_FLASH_CFI_DRIVER=y
67CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rinib72713d2022-07-23 13:04:55 -0400[diff] [blame]68CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]69CONFIG_SYS_FLASH_CFI=y
Tom Rini1107dad2022-07-23 13:05:05 -0400[diff] [blame]70CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rini1db251b2022-07-23 13:05:04 -0400[diff] [blame]71CONFIG_SYS_MAX_FLASH_SECT=256
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]72CONFIG_DM_SPI_FLASH=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]73CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng68d53422015-11-25 05:34:54 -0800[diff] [blame]74CONFIG_SPI_FLASH_SPANSION=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]75CONFIG_PHY_ATHEROS=y
76CONFIG_PHY_BROADCOM=y
77CONFIG_PHY_DAVICOM=y
78CONFIG_PHY_LXT=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]79CONFIG_PHY_MARVELL=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]80CONFIG_PHY_NATSEMI=y
81CONFIG_PHY_REALTEK=y
82CONFIG_PHY_SMSC=y
83CONFIG_PHY_VITESSE=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]84CONFIG_DM_MDIO=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]85CONFIG_PHY_GIGE=y
Simon Glassa77fda12015-08-19 09:33:43 -0600[diff] [blame]86CONFIG_E1000=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]87CONFIG_MII=y
88CONFIG_TSEC_ENET=y
Hou Zhiqiangfc888ac2020-05-01 19:06:29 +0800[diff] [blame]89CONFIG_PCIE_FSL=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]90CONFIG_DM_RTC=y
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]91CONFIG_SYS_NS16550=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]92CONFIG_SPI=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]93CONFIG_DM_SPI=y
Bin Menge5d5d442015-11-25 05:34:53 -0800[diff] [blame]94CONFIG_FSL_ESPI=y
Tom Rini645176d2016-09-08 16:31:26 -0400[diff] [blame]95CONFIG_USB=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]96CONFIG_USB_EHCI_FSL=y