blob: 76b5efd8a1dcdbe6e23992ebf828f77182be4806 [file] [log] [blame]
Michael Schwingenbc243452008-01-16 19:51:55 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-3 board.
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Michael Schwingenbc243452008-01-16 19:51:55 +01008 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
13#define CONFIG_IXP425 1
14#define CONFIG_ACTUX3 1
15
Marek Vasut8e807ec2012-03-06 00:45:35 +010016#define CONFIG_MACH_TYPE 1481
17
Michael Schwingenbc243452008-01-16 19:51:55 +010018#define CONFIG_DISPLAY_CPUINFO 1
19#define CONFIG_DISPLAY_BOARDINFO 1
20
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010021#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020022#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenbc243452008-01-16 19:51:55 +010023#define CONFIG_BAUDRATE 115200
24#define CONFIG_BOOTDELAY 3
25#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020026#define CONFIG_BOARD_EARLY_INIT_F 1
27#define CONFIG_SYS_LDSCRIPT "board/actux3/u-boot.lds"
Michael Schwingenbc243452008-01-16 19:51:55 +010028
29/***************************************************************
30 * U-boot generic defines start here.
31 ***************************************************************/
Michael Schwingenbc243452008-01-16 19:51:55 +010032/* Size of malloc() pool */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenbc243452008-01-16 19:51:55 +010034
35/* allow to overwrite serial and ethaddr */
36#define CONFIG_ENV_OVERWRITE
37
38/* Command line configuration. */
39#include <config_cmd_default.h>
40
41#define CONFIG_CMD_ELF
42
43#define CONFIG_BOOTCOMMAND "run boot_flash"
44/* enable passing of ATAGs */
45#define CONFIG_CMDLINE_TAG 1
46#define CONFIG_SETUP_MEMORY_TAGS 1
47#define CONFIG_INITRD_TAG 1
48#define CONFIG_REVISION_TAG 1
49
50#if defined(CONFIG_CMD_KGDB)
51# define CONFIG_KGDB_BAUDRATE 230400
52/* which serial port to use */
53# define CONFIG_KGDB_SER_INDEX 1
54#endif
55
56/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020057#define CONFIG_SYS_LONGHELP
58#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenbc243452008-01-16 19:51:55 +010059/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020060#define CONFIG_SYS_CBSIZE 256
Michael Schwingenbc243452008-01-16 19:51:55 +010061/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenbc243452008-01-16 19:51:55 +010063/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064#define CONFIG_SYS_MAXARGS 16
Michael Schwingenbc243452008-01-16 19:51:55 +010065/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenbc243452008-01-16 19:51:55 +010067
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#define CONFIG_SYS_MEMTEST_START 0x00400000
69#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenbc243452008-01-16 19:51:55 +010070
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020071/* timer clock - 2* OSC_IN system clock */
72#define CONFIG_IXP425_TIMER_CLK 66666666
73#define CONFIG_SYS_HZ 1000
Michael Schwingenbc243452008-01-16 19:51:55 +010074
75/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenbc243452008-01-16 19:51:55 +010077
78/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenbc243452008-01-16 19:51:55 +010080 115200, 230400 }
81#define CONFIG_SERIAL_RTS_ACTIVE 1
82
Michael Schwingenbc243452008-01-16 19:51:55 +010083/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084#define CONFIG_SYS_EXP_CS0 0xbd113442
Michael Schwingenbc243452008-01-16 19:51:55 +010085
86/* SDRAM settings */
87#define CONFIG_NR_DRAM_BANKS 1
88#define PHYS_SDRAM_1 0x00000000
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020089#define CONFIG_SYS_SDRAM_BASE 0x00000000
Michael Schwingenbc243452008-01-16 19:51:55 +010090
91/* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092#define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenbc243452008-01-16 19:51:55 +010093#define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
95#define CONFIG_SYS_SDR_MODE_CONFIG 0x1
96#define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenbc243452008-01-16 19:51:55 +010097
98/* FLASH organization */
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020099#define CONFIG_SYS_TEXT_BASE 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100101/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenbc243452008-01-16 19:51:55 +0100103#define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenbc243452008-01-16 19:51:55 +0100105
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
107#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
108#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200109#define CONFIG_BOARD_SIZE_LIMIT 262144
Michael Schwingenbc243452008-01-16 19:51:55 +0100110
111/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200113#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenbc243452008-01-16 19:51:55 +0100114/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenbc243452008-01-16 19:51:55 +0100116
117/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenbc243452008-01-16 19:51:55 +0100119
120/* Ethernet */
121
122/* include IXP4xx NPE support */
123#define CONFIG_IXP4XX_NPE 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100124
Michael Schwingenbc243452008-01-16 19:51:55 +0100125/* NPE0 PHY address */
126#define CONFIG_PHY_ADDR 0x10
127/* MII PHY management */
128#define CONFIG_MII 1
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200129/* fixed-speed switch without standard PHY registers on MII */
130#define CONFIG_MII_NPE0_FIXEDLINK 1
131#define CONFIG_MII_NPE0_SPEED 100
132#define CONFIG_MII_NPE0_FULLDUPLEX 1
133
Michael Schwingenbc243452008-01-16 19:51:55 +0100134/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenbc243452008-01-16 19:51:55 +0100136#define CONFIG_RESET_PHY_R 1
137/* ethernet switch connected to MII port */
138#define CONFIG_MII_ETHSWITCH 1
139
140#define CONFIG_CMD_DHCP
141#define CONFIG_CMD_NET
142#define CONFIG_CMD_MII
143#define CONFIG_CMD_PING
144#undef CONFIG_CMD_NFS
145
146/* BOOTP options */
147#define CONFIG_BOOTP_BOOTFILESIZE
148#define CONFIG_BOOTP_BOOTPATH
149#define CONFIG_BOOTP_GATEWAY
150#define CONFIG_BOOTP_HOSTNAME
151
152/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenbc243452008-01-16 19:51:55 +0100154
155/*
156 * environment organization:
157 * one flash sector, embedded in uboot area (bottom bootblock flash)
158 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200159#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200160#define CONFIG_ENV_SIZE 0x2000
161#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100163
164#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100165 "npe_ucode=50040000\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100166 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
167 "kerneladdr=50050000\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200168 "kernelfile=actux3/uImage\0" \
169 "rootfile=actux3/rootfs\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100170 "rootaddr=50170000\0" \
171 "loadaddr=10000\0" \
172 "updateboot_ser=mw.b 10000 ff 40000;" \
173 " loady ${loadaddr};" \
174 " run eraseboot writeboot\0" \
175 "updateboot_net=mw.b 10000 ff 40000;" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200176 " tftp ${loadaddr} actux3/u-boot.bin;" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100177 " run eraseboot writeboot\0" \
178 "eraseboot=protect off 50000000 50003fff;" \
179 " protect off 50006000 5003ffff;" \
180 " erase 50000000 50003fff;" \
181 " erase 50006000 5003ffff\0" \
182 "writeboot=cp.b 10000 50000000 4000;" \
183 " cp.b 16000 50006000 3a000\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200184 "updateucode=loady;" \
185 " era ${npe_ucode} +${filesize};" \
186 " cp.b ${loadaddr} ${npe_ucode} ${filesize}\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100187 "updateroot=tftp ${loadaddr} ${rootfile};" \
188 " era ${rootaddr} +${filesize};" \
189 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
190 "updatekern=tftp ${loadaddr} ${kernelfile};" \
191 " era ${kerneladdr} +${filesize};" \
192 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
193 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
194 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
195 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
196 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200197 "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate}\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100198 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
199 "boot_flash=run flashargs addtty addeth;" \
200 " bootm ${kerneladdr}\0" \
201 "boot_net=run netargs addtty addeth;" \
202 " tftpboot ${loadaddr} ${kernelfile};" \
203 " bootm\0"
204
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200205/* additions for new relocation code, must be added to all boards */
206#define CONFIG_SYS_INIT_SP_ADDR \
207 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
208
Michael Schwingenbc243452008-01-16 19:51:55 +0100209#endif /* __CONFIG_H */