blob: aca58b1adf110b4e9f8439dac3ac1bc53a2d70c5 [file] [log] [blame]
wdenkd126bfb2003-04-10 11:18:18 +00001/*
Wolfgang Denk23c5d252014-10-24 15:31:26 +02002 * (C) Copyright 2000-2014
wdenkd126bfb2003-04-10 11:18:18 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenkd126bfb2003-04-10 11:18:18 +00006 */
7
8/*
9 * board/config.h - configuration options, board specific
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
19
20#define CONFIG_MPC860 1
21#define CONFIG_MPC860T 1
22#define CONFIG_MPC862 1
23
24#define CONFIG_TQM862L 1 /* ...on a TQM8xxL module */
25
Wolfgang Denk2ae18242010-10-06 09:05:45 +020026#define CONFIG_SYS_TEXT_BASE 0x40000000
27
wdenkd126bfb2003-04-10 11:18:18 +000028#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
Wolfgang Denk3cb7a482009-07-28 22:13:52 +020029#define CONFIG_SYS_SMC_RXBUFLEN 128
30#define CONFIG_SYS_MAXIDLE 10
wdenkd126bfb2003-04-10 11:18:18 +000031
wdenkae3af052003-08-07 22:18:11 +000032#define CONFIG_BOOTCOUNT_LIMIT
wdenkd126bfb2003-04-10 11:18:18 +000033
wdenkd126bfb2003-04-10 11:18:18 +000034
35#define CONFIG_BOARD_TYPES 1 /* support board types */
36
37#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010038 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenkd126bfb2003-04-10 11:18:18 +000039 "echo"
40
41#undef CONFIG_BOOTARGS
42
43#define CONFIG_EXTRA_ENV_SETTINGS \
wdenkae3af052003-08-07 22:18:11 +000044 "netdev=eth0\0" \
wdenkd126bfb2003-04-10 11:18:18 +000045 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010046 "nfsroot=${serverip}:${rootpath}\0" \
wdenkd126bfb2003-04-10 11:18:18 +000047 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010048 "addip=setenv bootargs ${bootargs} " \
49 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
50 ":${hostname}:${netdev}:off panic=1\0" \
wdenkd126bfb2003-04-10 11:18:18 +000051 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010052 "bootm ${kernel_addr}\0" \
wdenkd126bfb2003-04-10 11:18:18 +000053 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010054 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
55 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenkd126bfb2003-04-10 11:18:18 +000056 "rootpath=/opt/eldk/ppc_8xx\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020057 "hostname=TQM862L\0" \
58 "bootfile=TQM862L/uImage\0" \
Wolfgang Denkeb6da802007-09-16 02:39:35 +020059 "fdt_addr=40040000\0" \
60 "kernel_addr=40060000\0" \
61 "ramdisk_addr=40200000\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020062 "u-boot=TQM862L/u-image.bin\0" \
63 "load=tftp 200000 ${u-boot}\0" \
64 "update=prot off 40000000 +${filesize};" \
65 "era 40000000 +${filesize};" \
66 "cp.b 200000 40000000 ${filesize};" \
67 "sete filesize;save\0" \
wdenkd126bfb2003-04-10 11:18:18 +000068 ""
69#define CONFIG_BOOTCOMMAND "run flash_self"
70
71#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020072#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenkd126bfb2003-04-10 11:18:18 +000073
74#undef CONFIG_WATCHDOG /* watchdog disabled */
75
wdenkd126bfb2003-04-10 11:18:18 +000076#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
77
Jon Loeliger37d4bb72007-07-09 21:38:02 -050078/*
79 * BOOTP options
80 */
81#define CONFIG_BOOTP_SUBNETMASK
82#define CONFIG_BOOTP_GATEWAY
83#define CONFIG_BOOTP_HOSTNAME
84#define CONFIG_BOOTP_BOOTPATH
85#define CONFIG_BOOTP_BOOTFILESIZE
86
wdenkd126bfb2003-04-10 11:18:18 +000087#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
88
Jon Loeliger26946902007-07-04 22:30:50 -050089/*
90 * Command line configuration.
91 */
Jon Loeliger26946902007-07-04 22:30:50 -050092#define CONFIG_CMD_DATE
Jon Loeliger26946902007-07-04 22:30:50 -050093#define CONFIG_CMD_IDE
Wolfgang Denk29f8f582008-08-09 23:17:32 +020094#define CONFIG_CMD_JFFS2
wdenkd126bfb2003-04-10 11:18:18 +000095
Wolfgang Denk29f8f582008-08-09 23:17:32 +020096#define CONFIG_NETCONSOLE
97
wdenkd126bfb2003-04-10 11:18:18 +000098/*
99 * Miscellaneous configurable options
100 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_SYS_LONGHELP /* undef to save memory */
wdenkd126bfb2003-04-10 11:18:18 +0000102
Wolfgang Denk2751a952006-10-28 02:29:14 +0200103#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
wdenkd126bfb2003-04-10 11:18:18 +0000104
Jon Loeliger26946902007-07-04 22:30:50 -0500105#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000107#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000109#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
111#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
112#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000113
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
115#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenkd126bfb2003-04-10 11:18:18 +0000116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenkd126bfb2003-04-10 11:18:18 +0000118
wdenkd126bfb2003-04-10 11:18:18 +0000119/*
120 * Low Level Configuration Settings
121 * (address mappings, register initial values, etc.)
122 * You should know what you are doing if you make changes here.
123 */
124/*-----------------------------------------------------------------------
125 * Internal Memory Mapped Register
126 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127#define CONFIG_SYS_IMMR 0xFFF00000
wdenkd126bfb2003-04-10 11:18:18 +0000128
129/*-----------------------------------------------------------------------
130 * Definitions for initial stack pointer and data area (in DPRAM)
131 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200133#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200134#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkd126bfb2003-04-10 11:18:18 +0000136
137/*-----------------------------------------------------------------------
138 * Start addresses for the final memory configuration
139 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkd126bfb2003-04-10 11:18:18 +0000141 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_SDRAM_BASE 0x00000000
143#define CONFIG_SYS_FLASH_BASE 0x40000000
144#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
145#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
146#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkd126bfb2003-04-10 11:18:18 +0000147
148/*
149 * For booting Linux, the board info and command line data
150 * have to be in the first 8 MB of memory, since this is
151 * the maximum mapped by the Linux kernel during initialization.
152 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkd126bfb2003-04-10 11:18:18 +0000154
155/*-----------------------------------------------------------------------
156 * FLASH organization
157 */
wdenkd126bfb2003-04-10 11:18:18 +0000158
Martin Krausee318d9e2007-09-27 11:10:08 +0200159/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200161#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
163#define CONFIG_SYS_FLASH_EMPTY_INFO
164#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
165#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
166#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenkd126bfb2003-04-10 11:18:18 +0000167
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200168#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200169#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
170#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
wdenkd126bfb2003-04-10 11:18:18 +0000171
172/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200173#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
174#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenkd126bfb2003-04-10 11:18:18 +0000175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200177
Wolfgang Denk7c803be2008-09-16 18:02:19 +0200178#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
179
wdenkd126bfb2003-04-10 11:18:18 +0000180/*-----------------------------------------------------------------------
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200181 * Dynamic MTD partition support
182 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100183#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200184#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
185#define CONFIG_FLASH_CFI_MTD
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200186#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
187
188#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
189 "128k(dtb)," \
190 "1664k(kernel)," \
191 "2m(rootfs)," \
Wolfgang Denkcd829192008-08-12 16:08:38 +0200192 "4m(data)"
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200193
194/*-----------------------------------------------------------------------
wdenkd126bfb2003-04-10 11:18:18 +0000195 * Hardware Information Block
196 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
198#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
199#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
wdenkd126bfb2003-04-10 11:18:18 +0000200
201/*-----------------------------------------------------------------------
202 * Cache Configuration
203 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500205#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenkd126bfb2003-04-10 11:18:18 +0000207#endif
208
209/*-----------------------------------------------------------------------
210 * SYPCR - System Protection Control 11-9
211 * SYPCR can only be written once after reset!
212 *-----------------------------------------------------------------------
213 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
214 */
215#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenkd126bfb2003-04-10 11:18:18 +0000217 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
218#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenkd126bfb2003-04-10 11:18:18 +0000220#endif
221
222/*-----------------------------------------------------------------------
223 * SIUMCR - SIU Module Configuration 11-6
224 *-----------------------------------------------------------------------
225 * PCMCIA config., multi-function pin tri-state
226 */
227#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkd126bfb2003-04-10 11:18:18 +0000229#else /* we must activate GPL5 in the SIUMCR for CAN */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkd126bfb2003-04-10 11:18:18 +0000231#endif /* CONFIG_CAN_DRIVER */
232
233/*-----------------------------------------------------------------------
234 * TBSCR - Time Base Status and Control 11-26
235 *-----------------------------------------------------------------------
236 * Clear Reference Interrupt Status, Timebase freezing enabled
237 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenkd126bfb2003-04-10 11:18:18 +0000239
240/*-----------------------------------------------------------------------
241 * RTCSC - Real-Time Clock Status and Control Register 11-27
242 *-----------------------------------------------------------------------
243 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200244#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenkd126bfb2003-04-10 11:18:18 +0000245
246/*-----------------------------------------------------------------------
247 * PISCR - Periodic Interrupt Status and Control 11-31
248 *-----------------------------------------------------------------------
249 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
250 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenkd126bfb2003-04-10 11:18:18 +0000252
253/*-----------------------------------------------------------------------
254 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
255 *-----------------------------------------------------------------------
256 * Reset PLL lock status sticky bit, timer expired status bit and timer
257 * interrupt status bit
wdenkd126bfb2003-04-10 11:18:18 +0000258 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200259#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenkd126bfb2003-04-10 11:18:18 +0000260
261/*-----------------------------------------------------------------------
262 * SCCR - System Clock and reset Control Register 15-27
263 *-----------------------------------------------------------------------
264 * Set clock output, timebase and RTC source and divider,
265 * power management and some other internal clocks
266 */
267#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200268#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenkd126bfb2003-04-10 11:18:18 +0000269 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
270 SCCR_DFALCD00)
wdenkd126bfb2003-04-10 11:18:18 +0000271
272/*-----------------------------------------------------------------------
273 * PCMCIA stuff
274 *-----------------------------------------------------------------------
275 *
276 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200277#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
278#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
279#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
280#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
281#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
282#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
283#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
284#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenkd126bfb2003-04-10 11:18:18 +0000285
286/*-----------------------------------------------------------------------
287 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
288 *-----------------------------------------------------------------------
289 */
290
Pavel Herrmann8d1165e11a2012-10-09 07:01:56 +0000291#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */
wdenkd126bfb2003-04-10 11:18:18 +0000292#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
293
294#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
295#undef CONFIG_IDE_LED /* LED for ide not supported */
296#undef CONFIG_IDE_RESET /* reset for ide not supported */
297
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200298#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
299#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
wdenkd126bfb2003-04-10 11:18:18 +0000300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenkd126bfb2003-04-10 11:18:18 +0000302
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenkd126bfb2003-04-10 11:18:18 +0000304
305/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkd126bfb2003-04-10 11:18:18 +0000307
308/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkd126bfb2003-04-10 11:18:18 +0000310
311/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenkd126bfb2003-04-10 11:18:18 +0000313
314/*-----------------------------------------------------------------------
315 *
316 *-----------------------------------------------------------------------
317 *
318 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200319#define CONFIG_SYS_DER 0
wdenkd126bfb2003-04-10 11:18:18 +0000320
321/*
322 * Init Memory Controller:
323 *
324 * BR0/1 and OR0/1 (FLASH)
325 */
326
327#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
wdenk71f95112003-06-15 22:40:42 +0000328#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #1 */
wdenkd126bfb2003-04-10 11:18:18 +0000329
330/* used to re-map FLASH both when starting from SRAM or FLASH:
331 * restrict access enough to keep SRAM working (if any)
332 * but not too much to meddle with FLASH accesses
333 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200334#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
335#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
wdenkd126bfb2003-04-10 11:18:18 +0000336
337/*
338 * FLASH timing:
339 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
wdenkd126bfb2003-04-10 11:18:18 +0000341 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenkd126bfb2003-04-10 11:18:18 +0000342
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
344#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
345#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000346
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
348#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
349#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000350
351/*
352 * BR2/3 and OR2/3 (SDRAM)
353 *
354 */
355#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
356#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
357#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
358
359/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200360#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
wdenkd126bfb2003-04-10 11:18:18 +0000361
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200362#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
363#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000364
365#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200366#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
367#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000368#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
370#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
371#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
372#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
wdenkd126bfb2003-04-10 11:18:18 +0000373 BR_PS_8 | BR_MS_UPMB | BR_V )
374#endif /* CONFIG_CAN_DRIVER */
375
376/*
377 * Memory Periodic Timer Prescaler
378 *
379 * The Divider for PTA (refresh timer) configuration is based on an
380 * example SDRAM configuration (64 MBit, one bank). The adjustment to
381 * the number of chip selects (NCS) and the actually needed refresh
382 * rate is done by setting MPTPR.
383 *
384 * PTA is calculated from
385 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
386 *
387 * gclk CPU clock (not bus clock!)
388 * Trefresh Refresh cycle * 4 (four word bursts used)
389 *
390 * 4096 Rows from SDRAM example configuration
391 * 1000 factor s -> ms
392 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
393 * 4 Number of refresh cycles per period
394 * 64 Refresh cycle in ms per number of rows
395 * --------------------------------------------
396 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
397 *
wdenk73a8b272003-06-05 19:27:42 +0000398 * 50 MHz => 50.000.000 / Divider = 98
399 * 66 Mhz => 66.000.000 / Divider = 129
400 * 80 Mhz => 80.000.000 / Divider = 156
401 * 100 Mhz => 100.000.000 / Divider = 195
wdenkd126bfb2003-04-10 11:18:18 +0000402 */
wdenke9132ea2004-04-24 23:23:30 +0000403
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200404#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
405#define CONFIG_SYS_MAMR_PTA 98
wdenkd126bfb2003-04-10 11:18:18 +0000406
407/*
408 * For 16 MBit, refresh rates could be 31.3 us
409 * (= 64 ms / 2K = 125 / quad bursts).
410 * For a simpler initialization, 15.6 us is used instead.
411 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200412 * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
413 * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
wdenkd126bfb2003-04-10 11:18:18 +0000414 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200415#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
416#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
wdenkd126bfb2003-04-10 11:18:18 +0000417
418/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200419#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
420#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
wdenkd126bfb2003-04-10 11:18:18 +0000421
422/*
423 * MAMR settings for SDRAM
424 */
425
426/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200427#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkd126bfb2003-04-10 11:18:18 +0000428 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
429 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
430/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200431#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkd126bfb2003-04-10 11:18:18 +0000432 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
433 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
434
wdenkd126bfb2003-04-10 11:18:18 +0000435#define CONFIG_SCC1_ENET
436#define CONFIG_FEC_ENET
Heiko Schocher48690d82010-07-20 17:45:02 +0200437#define CONFIG_ETHPRIME "SCC"
wdenkd126bfb2003-04-10 11:18:18 +0000438
Heiko Schocher7026ead2010-02-09 15:50:27 +0100439#define CONFIG_HWCONFIG 1
440
wdenkd126bfb2003-04-10 11:18:18 +0000441#endif /* __CONFIG_H */