blob: 9ca80ab6707d1e8f8ea0b0efaeb0755fd54290e6 [file] [log] [blame]
wdenk1cb8e982003-03-06 21:55:29 +00001/*
wdenk531716e2003-09-13 19:01:12 +00002 * (C) Copyright 2002, 2003
wdenk1cb8e982003-03-06 21:55:29 +00003 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 * Gary Jennejohn <gj@denx.de>
6 * David Mueller <d.mueller@elsoft.ch>
7 *
8 * Configuation settings for the MPL VCMA9 board.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32/*
33 * If we are developing, we might want to start armboot from ram
34 * so we MUST NOT initialize critical regs like mem-timing ...
35 */
36#define CONFIG_INIT_CRITICAL /* undef for developing */
37
38/*
39 * High Level Configuration Options
40 * (easy to change)
41 */
42#define CONFIG_ARM920T 1 /* This is an ARM920T Core */
43#define CONFIG_S3C2410 1 /* in a SAMSUNG S3C2410 SoC */
44#define CONFIG_VCMA9 1 /* on a MPL VCMA9 Board */
wdenka2663ea2003-12-07 18:32:37 +000045#define LITTLEENDIAN 1 /* used by usb_ohci.c */
wdenk1cb8e982003-03-06 21:55:29 +000046
47/* input clock of PLL */
48#define CONFIG_SYS_CLK_FREQ 12000000/* VCMA9 has 12MHz input clock */
49
50#define USE_920T_MMU 1
51#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
52
53#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
54#define CONFIG_SETUP_MEMORY_TAGS 1
55#define CONFIG_INITRD_TAG 1
56
57/***********************************************************
58 * Command definition
59 ***********************************************************/
60#define CONFIG_COMMANDS \
61 (CONFIG_CMD_DFL | \
62 CFG_CMD_CACHE | \
wdenk48b42612003-06-19 23:01:32 +000063 /*CFG_CMD_JFFS2 |*/ \
64 /*CFG_CMD_NAND |*/ \
wdenk1cb8e982003-03-06 21:55:29 +000065 CFG_CMD_EEPROM | \
66 CFG_CMD_I2C | \
wdenka2663ea2003-12-07 18:32:37 +000067 CFG_CMD_USB | \
wdenk1cb8e982003-03-06 21:55:29 +000068 CFG_CMD_REGINFO | \
wdenka2663ea2003-12-07 18:32:37 +000069 CFG_CMD_FAT | \
wdenk48b42612003-06-19 23:01:32 +000070 CFG_CMD_DATE | \
wdenk1cb8e982003-03-06 21:55:29 +000071 CFG_CMD_ELF | \
wdenka2663ea2003-12-07 18:32:37 +000072 CFG_CMD_DHCP | \
73 CFG_CMD_PING | \
wdenk1cb8e982003-03-06 21:55:29 +000074 CFG_CMD_BSP)
75
76/* this must be included after the definiton of CONFIG_COMMANDS */
77#include <cmd_confdefs.h>
78
79#define CFG_HUSH_PARSER
80#define CFG_PROMPT_HUSH_PS2 "> "
81/***********************************************************
82 * I2C stuff:
83 * the MPL VCMA9 is equipped with an ATMEL 24C256 EEPROM at
84 * address 0x50 with 16bit addressing
85 ***********************************************************/
86#define CONFIG_HARD_I2C /* I2C with hardware support */
87#define CFG_I2C_SPEED 100000 /* I2C speed */
88#define CFG_I2C_SLAVE 0x7F /* I2C slave addr */
89
90#define CFG_I2C_EEPROM_ADDR 0x50
91#define CFG_I2C_EEPROM_ADDR_LEN 2
92#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
93#define CFG_ENV_OFFSET 0x000 /* environment starts at offset 0 */
94#define CFG_ENV_SIZE 0x800 /* 2KB should be more than enough */
95
96#undef CFG_I2C_EEPROM_ADDR_OVERFLOW
97#define CFG_EEPROM_PAGE_WRITE_BITS 6 /* 64 bytes page write mode on 24C256 */
98#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
99
100/*
101 * Size of malloc() pool
102 */
wdenka2663ea2003-12-07 18:32:37 +0000103/*#define CONFIG_MALLOC_SIZE (CFG_ENV_SIZE + 128*1024)*/
104#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenk1cb8e982003-03-06 21:55:29 +0000105
106#define CFG_MONITOR_LEN (256 * 1024)
wdenka2663ea2003-12-07 18:32:37 +0000107#define CFG_MALLOC_LEN (1024 * 1024) /* BUNZIP2 needs a lot of RAM */
wdenk1cb8e982003-03-06 21:55:29 +0000108
109/*
110 * Hardware drivers
111 */
112#define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
113#define CS8900_BASE 0x20000300
114#define CS8900_BUS16 1 /* the Linux driver does accesses as shorts */
115
116#define CONFIG_DRIVER_S3C24X0_I2C 1 /* we use the buildin I2C controller */
117
118/*
119 * select serial console configuration
120 */
121#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on VCMA9 */
122
wdenk48b42612003-06-19 23:01:32 +0000123/************************************************************
124 * USB support
125 ************************************************************/
wdenka2663ea2003-12-07 18:32:37 +0000126#define CONFIG_USB_OHCI 1
127#define CONFIG_USB_KEYBOARD 1
128#define CONFIG_USB_STORAGE 1
129#define CONFIG_DOS_PARTITION 1
wdenk48b42612003-06-19 23:01:32 +0000130
131/* Enable needed helper functions */
132#define CFG_DEVICE_DEREGISTER /* needs device_deregister */
wdenk48b42612003-06-19 23:01:32 +0000133
134/************************************************************
135 * RTC
136 ************************************************************/
137#define CONFIG_RTC_S3C24X0 1
138
139
wdenk1cb8e982003-03-06 21:55:29 +0000140/* allow to overwrite serial and ethaddr */
141#define CONFIG_ENV_OVERWRITE
142
143#define CONFIG_BAUDRATE 9600
144
wdenka2663ea2003-12-07 18:32:37 +0000145#define CONFIG_BOOTDELAY 5
146/* autoboot (do NOT change this set environment variable "bootdelay" to -1 instead) */
147#define CONFIG_BOOT_RETRY_TIME -10 /* feature is avaiable but not enabled */
148#define CONFIG_ZERO_BOOTDELAY_CHECK /* check console even if bootdelay = 0 */
149
wdenk1cb8e982003-03-06 21:55:29 +0000150#define CONFIG_NETMASK 255.255.255.0
151#define CONFIG_IPADDR 10.0.0.110
152#define CONFIG_SERVERIP 10.0.0.1
153
154#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
155#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
156/* what's this ? it's not used anywhere */
157#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
158#endif
159
160/*
161 * Miscellaneous configurable options
162 */
163#define CFG_LONGHELP /* undef to save memory */
164#define CFG_PROMPT "VCMA9 # " /* Monitor Command Prompt */
165#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
166#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
167#define CFG_MAXARGS 16 /* max number of command args */
168#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
169
170#define CFG_MEMTEST_START 0x30000000 /* memtest works on */
wdenk531716e2003-09-13 19:01:12 +0000171#define CFG_MEMTEST_END 0x30F80000 /* 15.5 MB in DRAM */
172
wdenk1cb8e982003-03-06 21:55:29 +0000173#define CFG_ALT_MEMTEST
wdenk531716e2003-09-13 19:01:12 +0000174#define CFG_LOAD_ADDR 0x30800000 /* default load address */
wdenk1cb8e982003-03-06 21:55:29 +0000175
176
177#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
178
179/* we configure PWM Timer 4 to 1us ~ 1MHz */
180/*#define CFG_HZ 1000000 */
181#define CFG_HZ 1562500
182
183/* valid baudrates */
184#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
185
wdenka2663ea2003-12-07 18:32:37 +0000186/* support BZIP2 compression */
187#define CONFIG_BZIP2 1
188
wdenk48b42612003-06-19 23:01:32 +0000189/************************************************************
190 * Ident
191 ************************************************************/
192/*#define VERSION_TAG "released"*/
193#define VERSION_TAG "unstable"
194#define CONFIG_IDENT_STRING "\n(c) 2003 by MPL AG Switzerland, MEV-10080-001 " VERSION_TAG
195
wdenk1cb8e982003-03-06 21:55:29 +0000196/*-----------------------------------------------------------------------
197 * Stack sizes
198 *
199 * The stack sizes are set up in start.S using the settings below
200 */
201#define CONFIG_STACKSIZE (128*1024) /* regular stack */
202#ifdef CONFIG_USE_IRQ
203#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
204#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
205#endif
206
207/*-----------------------------------------------------------------------
208 * Physical Memory Map
209 */
210#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
211#define PHYS_SDRAM_1 0x30000000 /* SDRAM Bank #1 */
wdenk1cb8e982003-03-06 21:55:29 +0000212#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
213
214#define CFG_FLASH_BASE PHYS_FLASH_1
215
216/*-----------------------------------------------------------------------
217 * FLASH and environment organization
218 */
219
220#define CONFIG_AMD_LV400 1 /* uncomment this if you have a LV400 flash */
221#if 0
222#define CONFIG_AMD_LV800 1 /* uncomment this if you have a LV800 flash */
223#endif
224
225#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
226#ifdef CONFIG_AMD_LV800
227#define PHYS_FLASH_SIZE 0x00100000 /* 1MB */
228#define CFG_MAX_FLASH_SECT (19) /* max number of sectors on one chip */
229#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x0F0000) /* addr of environment */
230#endif
231#ifdef CONFIG_AMD_LV400
232#define PHYS_FLASH_SIZE 0x00080000 /* 512KB */
233#define CFG_MAX_FLASH_SECT (11) /* max number of sectors on one chip */
234#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x070000) /* addr of environment */
235#endif
236
237/* timeout values are in ticks */
238#define CFG_FLASH_ERASE_TOUT (5*CFG_HZ) /* Timeout for Flash Erase */
239#define CFG_FLASH_WRITE_TOUT (5*CFG_HZ) /* Timeout for Flash Write */
240
241#if 0
242#define CFG_ENV_IS_IN_FLASH 1
243#define CFG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
244#endif
245
wdenk48b42612003-06-19 23:01:32 +0000246
247#define CFG_JFFS2_FIRST_BANK 0
248#define CFG_JFFS2_NUM_BANKS 1
249
250#define MULTI_PURPOSE_SOCKET_ADDR 0x08000000
251
252/*-----------------------------------------------------------------------
253 * NAND flash settings
254 */
255#if (CONFIG_COMMANDS & CFG_CMD_NAND)
256
257#define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
258#define SECTORSIZE 512
259
260#define ADDR_COLUMN 1
261#define ADDR_PAGE 2
262#define ADDR_COLUMN_PAGE 3
263
264#define NAND_ChipID_UNKNOWN 0x00
265#define NAND_MAX_FLOORS 1
266#define NAND_MAX_CHIPS 1
267
268#define NAND_WAIT_READY(nand) NF_WaitRB()
269
270#define NAND_DISABLE_CE(nand) NF_SetCE(NFCE_HIGH)
271#define NAND_ENABLE_CE(nand) NF_SetCE(NFCE_LOW)
272
273
274#define WRITE_NAND_COMMAND(d, adr) NF_Cmd(d)
275#define WRITE_NAND_COMMANDW(d, adr) NF_CmdW(d)
276#define WRITE_NAND_ADDRESS(d, adr) NF_Addr(d)
277#define WRITE_NAND(d, adr) NF_Write(d)
278#define READ_NAND(adr) NF_Read()
279/* the following functions are NOP's because S3C24X0 handles this in hardware */
280#define NAND_CTL_CLRALE(nandptr)
281#define NAND_CTL_SETALE(nandptr)
282#define NAND_CTL_CLRCLE(nandptr)
283#define NAND_CTL_SETCLE(nandptr)
284
285#define CONFIG_MTD_NAND_VERIFY_WRITE 1
286#define CONFIG_MTD_NAND_ECC_JFFS2 1
287
288#endif /* CONFIG_COMMANDS & CFG_CMD_NAND */
wdenk1cb8e982003-03-06 21:55:29 +0000289
290#endif /* __CONFIG_H */