blob: 6b6f8282cf36e8515b0ab13cdd94ee7544f9b12e [file] [log] [blame]
wdenk945af8d2003-07-16 21:53:01 +00001/*
2 * (C) Copyright 2000-2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * CPU specific code for the MPC5xxx CPUs
26 */
27
28#include <common.h>
29#include <watchdog.h>
30#include <command.h>
31#include <mpc5xxx.h>
32#include <asm/processor.h>
33
Wolfgang Denkd87080b2006-03-31 18:32:53 +020034DECLARE_GLOBAL_DATA_PTR;
35
wdenk945af8d2003-07-16 21:53:01 +000036int checkcpu (void)
37{
wdenk945af8d2003-07-16 21:53:01 +000038 ulong clock = gd->cpu_clk;
39 char buf[32];
wdenk36c72872004-06-09 17:45:32 +000040#ifndef CONFIG_MGT5100
Rafal Jaworowskib66a9382006-03-29 13:17:09 +020041 uint svr, pvr;
wdenk36c72872004-06-09 17:45:32 +000042#endif
wdenk945af8d2003-07-16 21:53:01 +000043
44 puts ("CPU: ");
45
wdenk36c72872004-06-09 17:45:32 +000046#ifdef CONFIG_MGT5100
47 puts (CPU_ID_STR);
wdenk945af8d2003-07-16 21:53:01 +000048 printf (" (JTAG ID %08lx)", *(vu_long *)MPC5XXX_CDM_JTAGID);
wdenk36c72872004-06-09 17:45:32 +000049#else
Rafal Jaworowskib66a9382006-03-29 13:17:09 +020050 svr = get_svr();
51 pvr = get_pvr();
wdenk36c72872004-06-09 17:45:32 +000052 switch (SVR_VER (svr)) {
53 case SVR_MPC5200:
54 printf ("MPC5200");
55 break;
56 default:
57 printf ("MPC52?? (SVR %08x)", svr);
58 break;
59 }
60
Wolfgang Denkcf48eb92006-04-16 10:51:58 +020061 printf (" v%d.%d, Core v%d.%d", SVR_MJREV (svr), SVR_MNREV (svr),
Rafal Jaworowskib66a9382006-03-29 13:17:09 +020062 PVR_MAJ(pvr), PVR_MIN(pvr));
wdenk36c72872004-06-09 17:45:32 +000063#endif
wdenk945af8d2003-07-16 21:53:01 +000064 printf (" at %s MHz\n", strmhz (buf, clock));
wdenk945af8d2003-07-16 21:53:01 +000065 return 0;
66}
67
68/* ------------------------------------------------------------------------- */
69
70int
71do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
72{
wdenkd94f92c2003-08-28 09:41:22 +000073 ulong msr;
wdenk945af8d2003-07-16 21:53:01 +000074 /* Interrupts and MMU off */
75 __asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
76
77 msr &= ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR);
78 __asm__ __volatile__ ("mtmsr %0"::"r" (msr));
79
wdenkd94f92c2003-08-28 09:41:22 +000080 /* Charge the watchdog timer */
wdenk2d5b5612003-10-14 19:43:55 +000081 *(vu_long *)(MPC5XXX_GPT0_COUNTER) = 0x0001000f;
wdenkd94f92c2003-08-28 09:41:22 +000082 *(vu_long *)(MPC5XXX_GPT0_ENABLE) = 0x9004; /* wden|ce|timer_ms */
wdenk2d5b5612003-10-14 19:43:55 +000083 while(1);
wdenkd94f92c2003-08-28 09:41:22 +000084
wdenk945af8d2003-07-16 21:53:01 +000085 return 1;
86
87}
88
89/* ------------------------------------------------------------------------- */
90
91/*
92 * Get timebase clock frequency (like cpu_clk in Hz)
93 *
94 */
95unsigned long get_tbclk (void)
96{
wdenk945af8d2003-07-16 21:53:01 +000097 ulong tbclk;
98
99 tbclk = (gd->bus_clk + 3L) / 4L;
100
101 return (tbclk);
102}
103
104/* ------------------------------------------------------------------------- */