blob: 872a2b4408b5ed774b903db2c398155b6d5801f0 [file] [log] [blame]
stroese13fdf8a2003-09-12 08:55:18 +00001/*
2 * (C) Copyright 2001-2003
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
stroese13fdf8a2003-09-12 08:55:18 +00006 */
7
8/*
9 * board/config.h - configuration options, board specific
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
19
20#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000021#define CONFIG_4xx 1 /* ...member of PPC4xx family */
22#define CONFIG_DP405 1 /* ...on a DP405 board */
stroese13fdf8a2003-09-12 08:55:18 +000023
Wolfgang Denk2ae18242010-10-06 09:05:45 +020024#define CONFIG_SYS_TEXT_BASE 0xFFFD0000
25
wdenkc837dcb2004-01-20 23:12:12 +000026#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
27#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
stroese13fdf8a2003-09-12 08:55:18 +000028
stroesea20b27a2004-12-16 18:05:42 +000029#define CONFIG_SYS_CLK_FREQ 33333300 /* external frequency to pll */
stroese13fdf8a2003-09-12 08:55:18 +000030
31#define CONFIG_BAUDRATE 9600
32#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
33
34#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000035#undef CONFIG_BOOTCOMMAND
stroese13fdf8a2003-09-12 08:55:18 +000036
stroesea20b27a2004-12-16 18:05:42 +000037#define CONFIG_PREBOOT /* enable preboot variable */
38
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroese13fdf8a2003-09-12 08:55:18 +000040
Jon Loeliger11799432007-07-10 09:02:57 -050041/*
Jon Loeliger3c3227f2007-07-07 20:40:43 -050042 * Command line configuration.
43 */
44#include <config_cmd_default.h>
45
46#define CONFIG_CMD_BSP
Jon Loeliger3c3227f2007-07-07 20:40:43 -050047#define CONFIG_CMD_ELF
Jon Loeliger3c3227f2007-07-07 20:40:43 -050048#define CONFIG_CMD_I2C
49#define CONFIG_CMD_EEPROM
50
Matthias Fuchsde47a342009-04-29 09:51:00 +020051#undef CONFIG_CMD_NET
Wolfgang Denkee8028b2010-11-21 20:55:42 +010052#undef CONFIG_CMD_NFS
stroese13fdf8a2003-09-12 08:55:18 +000053
wdenkc837dcb2004-01-20 23:12:12 +000054#undef CONFIG_WATCHDOG /* watchdog disabled */
stroese13fdf8a2003-09-12 08:55:18 +000055
wdenkc837dcb2004-01-20 23:12:12 +000056#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
stroese13fdf8a2003-09-12 08:55:18 +000057
stroesea20b27a2004-12-16 18:05:42 +000058#define CONFIG_PRAM 2 /* reserve 2 kB "protected RAM" */
59
stroese13fdf8a2003-09-12 08:55:18 +000060/*
61 * Miscellaneous configurable options
62 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_LONGHELP /* undef to save memory */
64#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroese13fdf8a2003-09-12 08:55:18 +000065
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
stroese13fdf8a2003-09-12 08:55:18 +000067
Jon Loeliger3c3227f2007-07-07 20:40:43 -050068#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +000070#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +000072#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
74#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
75#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +000076
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroese13fdf8a2003-09-12 08:55:18 +000078
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroese13fdf8a2003-09-12 08:55:18 +000080
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
82#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroese13fdf8a2003-09-12 08:55:18 +000083
Stefan Roese550650d2010-09-20 16:05:31 +020084#define CONFIG_CONS_INDEX 1 /* Use UART0 */
85#define CONFIG_SYS_NS16550
86#define CONFIG_SYS_NS16550_SERIAL
87#define CONFIG_SYS_NS16550_REG_SIZE 1
88#define CONFIG_SYS_NS16550_CLK get_serial_clock()
89
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_BASE_BAUD 691200
stroese13fdf8a2003-09-12 08:55:18 +000092
93/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_SYS_BAUDRATE_TABLE \
stroese13fdf8a2003-09-12 08:55:18 +000095 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
96 57600, 115200, 230400, 460800, 921600 }
97
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
99#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroese13fdf8a2003-09-12 08:55:18 +0000100
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroese13fdf8a2003-09-12 08:55:18 +0000102
103#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
104
wdenkc837dcb2004-01-20 23:12:12 +0000105#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese13fdf8a2003-09-12 08:55:18 +0000106
stroese13fdf8a2003-09-12 08:55:18 +0000107/*
108 * For booting Linux, the board info and command line data
109 * have to be in the first 8 MB of memory, since this is
110 * the maximum mapped by the Linux kernel during initialization.
111 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
stroese13fdf8a2003-09-12 08:55:18 +0000113/*-----------------------------------------------------------------------
114 * FLASH organization
115 */
116#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
117
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
119#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroese13fdf8a2003-09-12 08:55:18 +0000120
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
122#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroese13fdf8a2003-09-12 08:55:18 +0000123
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
125#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
126#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
stroese13fdf8a2003-09-12 08:55:18 +0000127/*
128 * The following defines are added for buggy IOP480 byte interface.
129 * All other boards should use the standard values (CPCI405 etc.)
130 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
132#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
133#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroese13fdf8a2003-09-12 08:55:18 +0000134
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
stroese13fdf8a2003-09-12 08:55:18 +0000136
stroese13fdf8a2003-09-12 08:55:18 +0000137/*-----------------------------------------------------------------------
138 * Start addresses for the final memory configuration
139 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroese13fdf8a2003-09-12 08:55:18 +0000141 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_SDRAM_BASE 0x00000000
Matthias Fuchsde47a342009-04-29 09:51:00 +0200143#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200144#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
145#define CONFIG_SYS_MONITOR_LEN (~(CONFIG_SYS_TEXT_BASE) + 1)
Matthias Fuchsde47a342009-04-29 09:51:00 +0200146#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
stroese13fdf8a2003-09-12 08:55:18 +0000147
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#if (CONFIG_SYS_MONITOR_BASE < FLASH_BASE0_PRELIM)
149# define CONFIG_SYS_RAMBOOT 1
stroese13fdf8a2003-09-12 08:55:18 +0000150#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151# undef CONFIG_SYS_RAMBOOT
stroese13fdf8a2003-09-12 08:55:18 +0000152#endif
153
154/*-----------------------------------------------------------------------
155 * Environment Variable setup
156 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200157#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200158#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
159#define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/
stroese13fdf8a2003-09-12 08:55:18 +0000160 /* total size of a CAT24WC16 is 2048 bytes */
161
stroese13fdf8a2003-09-12 08:55:18 +0000162/*-----------------------------------------------------------------------
163 * I2C EEPROM (CAT24WC16) for environment
164 */
Dirk Eibach880540d2013-04-25 02:40:01 +0000165#define CONFIG_SYS_I2C
166#define CONFIG_SYS_I2C_PPC4XX
167#define CONFIG_SYS_I2C_PPC4XX_CH0
168#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
169#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
stroese13fdf8a2003-09-12 08:55:18 +0000170
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
172#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenkc837dcb2004-01-20 23:12:12 +0000173/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
175#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
stroese13fdf8a2003-09-12 08:55:18 +0000176 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000177 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200178#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroese13fdf8a2003-09-12 08:55:18 +0000179
180/*-----------------------------------------------------------------------
stroese13fdf8a2003-09-12 08:55:18 +0000181 * External Bus Controller (EBC) Setup
182 */
183
wdenkc837dcb2004-01-20 23:12:12 +0000184#define CAN_BA 0xF0000000 /* CAN Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000185
wdenkc837dcb2004-01-20 23:12:12 +0000186/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_EBC_PB0AP 0x92015480
188#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
stroese13fdf8a2003-09-12 08:55:18 +0000189
wdenkc837dcb2004-01-20 23:12:12 +0000190/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
192#define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
stroese13fdf8a2003-09-12 08:55:18 +0000193
194/*-----------------------------------------------------------------------
195 * FPGA stuff
196 */
stroese13fdf8a2003-09-12 08:55:18 +0000197/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_FPGA_PRG 0x04000000 /* JTAG TMS pin (ppc output) */
199#define CONFIG_SYS_FPGA_CLK 0x02000000 /* JTAG TCK pin (ppc output) */
200#define CONFIG_SYS_FPGA_DATA 0x01000000 /* JTAG TDO->TDI data pin (ppc output) */
201#define CONFIG_SYS_FPGA_INIT 0x00010000 /* unused (ppc input) */
202#define CONFIG_SYS_FPGA_DONE 0x00008000 /* JTAG TDI->TDO pin (ppc input) */
stroese13fdf8a2003-09-12 08:55:18 +0000203
204/*-----------------------------------------------------------------------
205 * Definitions for initial stack pointer and data area (in data cache)
206 */
207/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#define CONFIG_SYS_TEMP_STACK_OCM 1
stroese13fdf8a2003-09-12 08:55:18 +0000209
210/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
212#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
213#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200214#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroese13fdf8a2003-09-12 08:55:18 +0000215
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200216#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroese13fdf8a2003-09-12 08:55:18 +0000218
219/*-----------------------------------------------------------------------
220 * Definitions for GPIO setup (PPC405EP specific)
221 *
wdenkc837dcb2004-01-20 23:12:12 +0000222 * GPIO0[0] - External Bus Controller BLAST output
223 * GPIO0[1-9] - Instruction trace outputs -> GPIO
stroese13fdf8a2003-09-12 08:55:18 +0000224 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
225 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
226 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
227 * GPIO0[24-27] - UART0 control signal inputs/outputs
228 * GPIO0[28-29] - UART1 data signal input/output
229 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
230 */
wdenkc837dcb2004-01-20 23:12:12 +0000231/* GPIO Input: OSR=00, ISR=00, TSR=00, TCR=0 */
232/* GPIO Output: OSR=00, ISR=00, TSR=00, TCR=1 */
233/* Alt. Funtion Input: OSR=00, ISR=01, TSR=00, TCR=0 */
stroese13fdf8a2003-09-12 08:55:18 +0000234/* Alt. Funtion Output: OSR=01, ISR=00, TSR=00, TCR=1 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200235#define CONFIG_SYS_GPIO0_OSRL 0x40000540 /* 0 ... 15 */
236#define CONFIG_SYS_GPIO0_OSRH 0x00000110 /* 16 ... 31 */
237#define CONFIG_SYS_GPIO0_ISR1L 0x00000000 /* 0 ... 15 */
238#define CONFIG_SYS_GPIO0_ISR1H 0x14000045 /* 16 ... 31 */
239#define CONFIG_SYS_GPIO0_TSRL 0x00000000 /* 0 ... 15 */
240#define CONFIG_SYS_GPIO0_TSRH 0x00000000 /* 16 ... 31 */
Matthias Fuchsde47a342009-04-29 09:51:00 +0200241#define CONFIG_SYS_GPIO0_TCR 0xB7FE0014 /* 0 ... 31 */
stroese13fdf8a2003-09-12 08:55:18 +0000242
243/*
stroese13fdf8a2003-09-12 08:55:18 +0000244 * Default speed selection (cpu_plb_opb_ebc) in mhz.
245 * This value will be set if iic boot eprom is disabled.
246 */
wdenkc837dcb2004-01-20 23:12:12 +0000247#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
248#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000249
250#endif /* __CONFIG_H */