blob: bd718a6fff8e7c5e85eb3c194d2cb1b9e3038ab9 [file] [log] [blame]
Markus Klotzbuecher24e37642006-05-23 10:33:11 +02001/*
2 * (C) Copyright 2006
3 * Markus Klotzbuecher, DENX Software Engineering <mk@denx.de>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
Markus Klotzbuecher301f1aa2006-05-23 13:38:35 +020025
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020026#if defined(CONFIG_USB_OHCI_NEW) && defined(CONFIG_SYS_USB_OHCI_CPU_INIT)
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +020027# if defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X)
Markus Klotzbuecher301f1aa2006-05-23 13:38:35 +020028
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020029#include <asm/arch/pxa-regs.h>
Jean-Christophe PLAGNIOL-VILLARDe9d0d522007-10-19 10:55:24 +020030#include <usb.h>
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020031
Jean-Christophe PLAGNIOL-VILLARD9c4884f2007-10-19 08:10:15 +020032int usb_cpu_init(void)
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020033{
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +020034#if defined(CONFIG_CPU_MONAHANS)
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020035 /* Enable USB host clock. */
36 CKENA |= (CKENA_2_USBHOST | CKENA_20_UDC);
37 udelay(100);
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +020038#endif
39#if defined(CONFIG_PXA27X)
40 /* Enable USB host clock. */
41 CKEN |= CKEN10_USBHOST;
42#endif
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020043
Markus Klotzbuecheredf58512007-04-03 14:27:08 +020044#if defined(CONFIG_CPU_MONAHANS)
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020045 /* Configure Port 2 for Host (USB Client Registers) */
46 UP2OCR = 0x3000c;
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020047#endif
48
49 UHCHR |= UHCHR_FHR;
50 wait_ms(11);
51 UHCHR &= ~UHCHR_FHR;
52
53 UHCHR |= UHCHR_FSBIR;
54 while (UHCHR & UHCHR_FSBIR)
55 udelay(1);
56
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +020057#if defined(CONFIG_CPU_MONAHANS)
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020058 UHCHR &= ~UHCHR_SSEP0;
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +020059#endif
60#if defined(CONFIG_PXA27X)
61 UHCHR &= ~UHCHR_SSEP2;
62#endif
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020063 UHCHR &= ~UHCHR_SSEP1;
64 UHCHR &= ~UHCHR_SSE;
65
66 return 0;
67}
68
Jean-Christophe PLAGNIOL-VILLARD9c4884f2007-10-19 08:10:15 +020069int usb_cpu_stop(void)
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020070{
Rodolfo Giometti4d4a9452007-10-15 11:59:17 +020071 UHCHR |= UHCHR_FHR;
72 udelay(11);
73 UHCHR &= ~UHCHR_FHR;
74
75 UHCCOMS |= 1;
76 udelay(10);
77
78#if defined(CONFIG_CPU_MONAHANS)
79 UHCHR |= UHCHR_SSEP0;
80#endif
81#if defined(CONFIG_PXA27X)
82 UHCHR |= UHCHR_SSEP2;
83#endif
84 UHCHR |= UHCHR_SSEP1;
85 UHCHR |= UHCHR_SSE;
86
Markus Klotzbuecher24e37642006-05-23 10:33:11 +020087 return 0;
88}
Markus Klotzbuecherddf83a22006-05-30 16:56:14 +020089
Jean-Christophe PLAGNIOL-VILLARD9c4884f2007-10-19 08:10:15 +020090int usb_cpu_init_fail(void)
Markus Klotzbuecherddf83a22006-05-30 16:56:14 +020091{
Rodolfo Giometti85ac9882007-10-15 11:59:17 +020092 UHCHR |= UHCHR_FHR;
93 udelay(11);
94 UHCHR &= ~UHCHR_FHR;
95
96 UHCCOMS |= 1;
97 udelay(10);
98
99#if defined(CONFIG_CPU_MONAHANS)
100 UHCHR |= UHCHR_SSEP0;
101#endif
102#if defined(CONFIG_PXA27X)
103 UHCHR |= UHCHR_SSEP2;
104#endif
105 UHCHR |= UHCHR_SSEP1;
106 UHCHR |= UHCHR_SSE;
107
Markus Klotzbuecherddf83a22006-05-30 16:56:14 +0200108 return 0;
109}
110
Rodolfo Giomettiae00bb42007-03-26 12:03:36 +0200111# endif /* defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#endif /* defined(CONFIG_USB_OHCI) && defined(CONFIG_SYS_USB_OHCI_CPU_INIT) */