blob: 04b369aa5a1e6aead2961ae46eda1bfd1570ad75 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Simon Glassf26c8a82015-06-23 15:39:15 -06002/*
3 * Copyright (C) 2015 Google, Inc
4 * Written by Simon Glass <sjg@chromium.org>
Stephen Warren135aa952016-06-17 09:44:00 -06005 * Copyright (c) 2016, NVIDIA CORPORATION.
Philipp Tomsichf4fcba52018-01-08 13:59:18 +01006 * Copyright (c) 2018, Theobroma Systems Design und Consulting GmbH
Simon Glassf26c8a82015-06-23 15:39:15 -06007 */
8
9#include <common.h>
10#include <clk.h>
Stephen Warren135aa952016-06-17 09:44:00 -060011#include <clk-uclass.h>
Simon Glassf26c8a82015-06-23 15:39:15 -060012#include <dm.h>
Philipp Tomsichf4fcba52018-01-08 13:59:18 +010013#include <dm/read.h>
Simon Glass7423daa2016-07-04 11:58:03 -060014#include <dt-structs.h>
Simon Glassf26c8a82015-06-23 15:39:15 -060015#include <errno.h>
Simon Glassf26c8a82015-06-23 15:39:15 -060016
Mario Six268453b2018-01-15 11:06:51 +010017static inline const struct clk_ops *clk_dev_ops(struct udevice *dev)
Simon Glassf26c8a82015-06-23 15:39:15 -060018{
Mario Six268453b2018-01-15 11:06:51 +010019 return (const struct clk_ops *)dev->driver->ops;
Simon Glassf26c8a82015-06-23 15:39:15 -060020}
21
Simon Glasse70cc432016-01-20 19:43:02 -070022#if CONFIG_IS_ENABLED(OF_CONTROL)
Simon Glass7423daa2016-07-04 11:58:03 -060023# if CONFIG_IS_ENABLED(OF_PLATDATA)
24int clk_get_by_index_platdata(struct udevice *dev, int index,
Simon Glass0d154632017-08-29 14:15:56 -060025 struct phandle_1_arg *cells, struct clk *clk)
Simon Glass7423daa2016-07-04 11:58:03 -060026{
27 int ret;
28
29 if (index != 0)
30 return -ENOSYS;
31 ret = uclass_get_device(UCLASS_CLK, 0, &clk->dev);
32 if (ret)
33 return ret;
Simon Glassbc796172017-08-29 14:15:58 -060034 clk->id = cells[0].arg[0];
Simon Glass7423daa2016-07-04 11:58:03 -060035
36 return 0;
37}
38# else
Stephen Warren135aa952016-06-17 09:44:00 -060039static int clk_of_xlate_default(struct clk *clk,
Simon Glassa4e0ef52017-05-18 20:09:40 -060040 struct ofnode_phandle_args *args)
Stephen Warren135aa952016-06-17 09:44:00 -060041{
42 debug("%s(clk=%p)\n", __func__, clk);
43
44 if (args->args_count > 1) {
45 debug("Invaild args_count: %d\n", args->args_count);
46 return -EINVAL;
47 }
48
49 if (args->args_count)
50 clk->id = args->args[0];
51 else
52 clk->id = 0;
53
54 return 0;
55}
56
Philipp Tomsich95f9a7e2018-01-08 11:18:18 +010057static int clk_get_by_indexed_prop(struct udevice *dev, const char *prop_name,
58 int index, struct clk *clk)
Stephen Warren135aa952016-06-17 09:44:00 -060059{
60 int ret;
Simon Glassaa9bb092017-05-30 21:47:29 -060061 struct ofnode_phandle_args args;
Stephen Warren135aa952016-06-17 09:44:00 -060062 struct udevice *dev_clk;
Mario Six268453b2018-01-15 11:06:51 +010063 const struct clk_ops *ops;
Stephen Warren135aa952016-06-17 09:44:00 -060064
65 debug("%s(dev=%p, index=%d, clk=%p)\n", __func__, dev, index, clk);
66
67 assert(clk);
Patrice Chotard82a8a662017-07-18 11:57:07 +020068 clk->dev = NULL;
69
Philipp Tomsich95f9a7e2018-01-08 11:18:18 +010070 ret = dev_read_phandle_with_args(dev, prop_name, "#clock-cells", 0,
Mario Six268453b2018-01-15 11:06:51 +010071 index, &args);
Simon Glasse70cc432016-01-20 19:43:02 -070072 if (ret) {
73 debug("%s: fdtdec_parse_phandle_with_args failed: err=%d\n",
74 __func__, ret);
75 return ret;
76 }
77
Simon Glassaa9bb092017-05-30 21:47:29 -060078 ret = uclass_get_device_by_ofnode(UCLASS_CLK, args.node, &dev_clk);
Simon Glasse70cc432016-01-20 19:43:02 -070079 if (ret) {
80 debug("%s: uclass_get_device_by_of_offset failed: err=%d\n",
81 __func__, ret);
82 return ret;
83 }
Wenyou Yang3f56b132016-09-27 11:00:28 +080084
85 clk->dev = dev_clk;
86
Stephen Warren135aa952016-06-17 09:44:00 -060087 ops = clk_dev_ops(dev_clk);
88
89 if (ops->of_xlate)
Simon Glassaa9bb092017-05-30 21:47:29 -060090 ret = ops->of_xlate(clk, &args);
Stephen Warren135aa952016-06-17 09:44:00 -060091 else
Simon Glassaa9bb092017-05-30 21:47:29 -060092 ret = clk_of_xlate_default(clk, &args);
Stephen Warren135aa952016-06-17 09:44:00 -060093 if (ret) {
94 debug("of_xlate() failed: %d\n", ret);
95 return ret;
96 }
97
98 return clk_request(dev_clk, clk);
99}
Philipp Tomsich95f9a7e2018-01-08 11:18:18 +0100100
101int clk_get_by_index(struct udevice *dev, int index, struct clk *clk)
102{
103 return clk_get_by_indexed_prop(dev, "clocks", index, clk);
104}
Philipp Tomsichf4fcba52018-01-08 13:59:18 +0100105
Neil Armstronga855be82018-04-03 11:44:18 +0200106int clk_get_bulk(struct udevice *dev, struct clk_bulk *bulk)
107{
108 int i, ret, err, count;
109
110 bulk->count = 0;
111
112 count = dev_count_phandle_with_args(dev, "clocks", "#clock-cells");
Neil Armstrong721881c2018-04-17 11:30:31 +0200113 if (count < 1)
114 return count;
Neil Armstronga855be82018-04-03 11:44:18 +0200115
116 bulk->clks = devm_kcalloc(dev, count, sizeof(struct clk), GFP_KERNEL);
117 if (!bulk->clks)
118 return -ENOMEM;
119
120 for (i = 0; i < count; i++) {
121 ret = clk_get_by_index(dev, i, &bulk->clks[i]);
122 if (ret < 0)
123 goto bulk_get_err;
124
125 ++bulk->count;
126 }
127
128 return 0;
129
130bulk_get_err:
131 err = clk_release_all(bulk->clks, bulk->count);
132 if (err)
133 debug("%s: could release all clocks for %p\n",
134 __func__, dev);
135
136 return ret;
137}
138
Philipp Tomsichf4fcba52018-01-08 13:59:18 +0100139static int clk_set_default_parents(struct udevice *dev)
140{
141 struct clk clk, parent_clk;
142 int index;
143 int num_parents;
144 int ret;
145
146 num_parents = dev_count_phandle_with_args(dev, "assigned-clock-parents",
147 "#clock-cells");
148 if (num_parents < 0) {
149 debug("%s: could not read assigned-clock-parents for %p\n",
150 __func__, dev);
151 return 0;
152 }
153
154 for (index = 0; index < num_parents; index++) {
155 ret = clk_get_by_indexed_prop(dev, "assigned-clock-parents",
156 index, &parent_clk);
Neil Armstrongd64caaf2018-07-26 15:19:32 +0200157 /* If -ENOENT, this is a no-op entry */
158 if (ret == -ENOENT)
159 continue;
160
Philipp Tomsichf4fcba52018-01-08 13:59:18 +0100161 if (ret) {
162 debug("%s: could not get parent clock %d for %s\n",
163 __func__, index, dev_read_name(dev));
164 return ret;
165 }
166
167 ret = clk_get_by_indexed_prop(dev, "assigned-clocks",
168 index, &clk);
169 if (ret) {
170 debug("%s: could not get assigned clock %d for %s\n",
171 __func__, index, dev_read_name(dev));
172 return ret;
173 }
174
175 ret = clk_set_parent(&clk, &parent_clk);
176
177 /*
178 * Not all drivers may support clock-reparenting (as of now).
179 * Ignore errors due to this.
180 */
181 if (ret == -ENOSYS)
182 continue;
183
184 if (ret) {
185 debug("%s: failed to reparent clock %d for %s\n",
186 __func__, index, dev_read_name(dev));
187 return ret;
188 }
189 }
190
191 return 0;
192}
193
194static int clk_set_default_rates(struct udevice *dev)
195{
196 struct clk clk;
197 int index;
198 int num_rates;
199 int size;
200 int ret = 0;
201 u32 *rates = NULL;
202
203 size = dev_read_size(dev, "assigned-clock-rates");
204 if (size < 0)
205 return 0;
206
207 num_rates = size / sizeof(u32);
208 rates = calloc(num_rates, sizeof(u32));
209 if (!rates)
210 return -ENOMEM;
211
212 ret = dev_read_u32_array(dev, "assigned-clock-rates", rates, num_rates);
213 if (ret)
214 goto fail;
215
216 for (index = 0; index < num_rates; index++) {
Neil Armstrongd64caaf2018-07-26 15:19:32 +0200217 /* If 0 is passed, this is a no-op */
218 if (!rates[index])
219 continue;
220
Philipp Tomsichf4fcba52018-01-08 13:59:18 +0100221 ret = clk_get_by_indexed_prop(dev, "assigned-clocks",
222 index, &clk);
223 if (ret) {
224 debug("%s: could not get assigned clock %d for %s\n",
225 __func__, index, dev_read_name(dev));
226 continue;
227 }
228
229 ret = clk_set_rate(&clk, rates[index]);
230 if (ret < 0) {
231 debug("%s: failed to set rate on clock %d for %s\n",
232 __func__, index, dev_read_name(dev));
233 break;
234 }
235 }
236
237fail:
238 free(rates);
239 return ret;
240}
241
242int clk_set_defaults(struct udevice *dev)
243{
244 int ret;
245
Philipp Tomsichf4fcba52018-01-08 13:59:18 +0100246 debug("%s(%s)\n", __func__, dev_read_name(dev));
247
248 ret = clk_set_default_parents(dev);
249 if (ret)
250 return ret;
251
252 ret = clk_set_default_rates(dev);
253 if (ret < 0)
254 return ret;
255
256 return 0;
257}
Michal Simek9e0758b2016-07-14 13:11:37 +0200258# endif /* OF_PLATDATA */
Stephen Warren135aa952016-06-17 09:44:00 -0600259
260int clk_get_by_name(struct udevice *dev, const char *name, struct clk *clk)
261{
262 int index;
263
264 debug("%s(dev=%p, name=%s, clk=%p)\n", __func__, dev, name, clk);
Patrice Chotard82a8a662017-07-18 11:57:07 +0200265 clk->dev = NULL;
Stephen Warren135aa952016-06-17 09:44:00 -0600266
Simon Glassaa9bb092017-05-30 21:47:29 -0600267 index = dev_read_stringlist_search(dev, "clock-names", name);
Stephen Warren135aa952016-06-17 09:44:00 -0600268 if (index < 0) {
Simon Glassb02e4042016-10-02 17:59:28 -0600269 debug("fdt_stringlist_search() failed: %d\n", index);
Stephen Warren135aa952016-06-17 09:44:00 -0600270 return index;
271 }
272
273 return clk_get_by_index(dev, index, clk);
Simon Glasse70cc432016-01-20 19:43:02 -0700274}
Patrice Chotardb108d8a2017-07-25 13:24:45 +0200275
276int clk_release_all(struct clk *clk, int count)
277{
278 int i, ret;
279
280 for (i = 0; i < count; i++) {
281 debug("%s(clk[%d]=%p)\n", __func__, i, &clk[i]);
282
283 /* check if clock has been previously requested */
284 if (!clk[i].dev)
285 continue;
286
287 ret = clk_disable(&clk[i]);
288 if (ret && ret != -ENOSYS)
289 return ret;
290
291 ret = clk_free(&clk[i]);
292 if (ret && ret != -ENOSYS)
293 return ret;
294 }
295
296 return 0;
297}
298
Simon Glass7423daa2016-07-04 11:58:03 -0600299#endif /* OF_CONTROL */
Stephen Warren135aa952016-06-17 09:44:00 -0600300
301int clk_request(struct udevice *dev, struct clk *clk)
302{
Mario Six268453b2018-01-15 11:06:51 +0100303 const struct clk_ops *ops = clk_dev_ops(dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600304
305 debug("%s(dev=%p, clk=%p)\n", __func__, dev, clk);
306
307 clk->dev = dev;
308
309 if (!ops->request)
310 return 0;
311
312 return ops->request(clk);
313}
314
315int clk_free(struct clk *clk)
316{
Mario Six268453b2018-01-15 11:06:51 +0100317 const struct clk_ops *ops = clk_dev_ops(clk->dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600318
319 debug("%s(clk=%p)\n", __func__, clk);
320
321 if (!ops->free)
322 return 0;
323
324 return ops->free(clk);
325}
326
327ulong clk_get_rate(struct clk *clk)
328{
Mario Six268453b2018-01-15 11:06:51 +0100329 const struct clk_ops *ops = clk_dev_ops(clk->dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600330
331 debug("%s(clk=%p)\n", __func__, clk);
332
333 if (!ops->get_rate)
334 return -ENOSYS;
335
336 return ops->get_rate(clk);
337}
338
339ulong clk_set_rate(struct clk *clk, ulong rate)
340{
Mario Six268453b2018-01-15 11:06:51 +0100341 const struct clk_ops *ops = clk_dev_ops(clk->dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600342
343 debug("%s(clk=%p, rate=%lu)\n", __func__, clk, rate);
344
345 if (!ops->set_rate)
346 return -ENOSYS;
347
348 return ops->set_rate(clk, rate);
349}
350
Philipp Tomsichf7d10462018-01-08 11:15:08 +0100351int clk_set_parent(struct clk *clk, struct clk *parent)
352{
353 const struct clk_ops *ops = clk_dev_ops(clk->dev);
354
355 debug("%s(clk=%p, parent=%p)\n", __func__, clk, parent);
356
357 if (!ops->set_parent)
358 return -ENOSYS;
359
360 return ops->set_parent(clk, parent);
361}
362
Stephen Warren135aa952016-06-17 09:44:00 -0600363int clk_enable(struct clk *clk)
364{
Mario Six268453b2018-01-15 11:06:51 +0100365 const struct clk_ops *ops = clk_dev_ops(clk->dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600366
367 debug("%s(clk=%p)\n", __func__, clk);
368
369 if (!ops->enable)
370 return -ENOSYS;
371
372 return ops->enable(clk);
373}
374
Neil Armstronga855be82018-04-03 11:44:18 +0200375int clk_enable_bulk(struct clk_bulk *bulk)
376{
377 int i, ret;
378
379 for (i = 0; i < bulk->count; i++) {
380 ret = clk_enable(&bulk->clks[i]);
381 if (ret < 0 && ret != -ENOSYS)
382 return ret;
383 }
384
385 return 0;
386}
387
Stephen Warren135aa952016-06-17 09:44:00 -0600388int clk_disable(struct clk *clk)
389{
Mario Six268453b2018-01-15 11:06:51 +0100390 const struct clk_ops *ops = clk_dev_ops(clk->dev);
Stephen Warren135aa952016-06-17 09:44:00 -0600391
392 debug("%s(clk=%p)\n", __func__, clk);
393
394 if (!ops->disable)
395 return -ENOSYS;
396
397 return ops->disable(clk);
398}
Simon Glasse70cc432016-01-20 19:43:02 -0700399
Neil Armstronga855be82018-04-03 11:44:18 +0200400int clk_disable_bulk(struct clk_bulk *bulk)
401{
402 int i, ret;
403
404 for (i = 0; i < bulk->count; i++) {
405 ret = clk_disable(&bulk->clks[i]);
406 if (ret < 0 && ret != -ENOSYS)
407 return ret;
408 }
409
410 return 0;
411}
412
Simon Glassf26c8a82015-06-23 15:39:15 -0600413UCLASS_DRIVER(clk) = {
414 .id = UCLASS_CLK,
415 .name = "clk",
416};