blob: 7d611de906f70be0eecad534acfbe420914b3e58 [file] [log] [blame]
TsiChungLiewc8758102008-01-14 17:46:19 -06001/*
2 *
3 * (C) Copyright 2000-2003
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
Alison Wang849fc422012-03-26 21:49:03 +00006 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
TsiChungLiewc8758102008-01-14 17:46:19 -06007 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
8 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02009 * SPDX-License-Identifier: GPL-2.0+
TsiChungLiewc8758102008-01-14 17:46:19 -060010 */
11
12#include <common.h>
13#include <watchdog.h>
14#include <command.h>
15
16#include <asm/immap.h>
Alison Wang849fc422012-03-26 21:49:03 +000017#include <asm/io.h>
TsiChungLiewc8758102008-01-14 17:46:19 -060018
19DECLARE_GLOBAL_DATA_PTR;
20
Mike Frysinger882b7d72010-10-20 03:41:17 -040021int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
TsiChungLiewc8758102008-01-14 17:46:19 -060022{
Alison Wang849fc422012-03-26 21:49:03 +000023 rcm_t *rcm = (rcm_t *) (MMAP_RCM);
TsiChungLiewc8758102008-01-14 17:46:19 -060024 udelay(1000);
Alison Wang849fc422012-03-26 21:49:03 +000025 setbits_8(&rcm->rcr, RCM_RCR_SOFTRST);
TsiChungLiewc8758102008-01-14 17:46:19 -060026
27 /* we don't return! */
28 return 0;
29};
30
31int checkcpu(void)
32{
Alison Wang849fc422012-03-26 21:49:03 +000033 ccm_t *ccm = (ccm_t *) MMAP_CCM;
TsiChungLiewc8758102008-01-14 17:46:19 -060034 u16 msk;
35 u16 id = 0;
36 u8 ver;
37
38 puts("CPU: ");
Alison Wang849fc422012-03-26 21:49:03 +000039 msk = (in_be16(&ccm->cir) >> 6);
40 ver = (in_be16(&ccm->cir) & 0x003f);
TsiChungLiewc8758102008-01-14 17:46:19 -060041 switch (msk) {
42 case 0x6c:
43 id = 52277;
44 break;
45 }
46
47 if (id) {
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020048 char buf1[32], buf2[32], buf3[32];
49
TsiChungLiewc8758102008-01-14 17:46:19 -060050 printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
51 ver);
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020052 printf(" CPU CLK %s MHz BUS CLK %s MHz FLB CLK %s MHz\n",
TsiChung Liew1b270842008-10-22 11:55:30 +000053 strmhz(buf1, gd->cpu_clk),
54 strmhz(buf2, gd->bus_clk),
Simon Glass7e2592f2012-12-13 20:49:07 +000055 strmhz(buf3, gd->arch.flb_clk));
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020056 printf(" INP CLK %s MHz VCO CLK %s MHz\n",
Simon Glass7e2592f2012-12-13 20:49:07 +000057 strmhz(buf1, gd->arch.inp_clk),
58 strmhz(buf2, gd->arch.vco_clk));
TsiChungLiewc8758102008-01-14 17:46:19 -060059 }
60
61 return 0;
62}