blob: af5beba39ffac5bfc5395a4f35abfc0d882194e4 [file] [log] [blame]
wdenke85390d2002-04-01 14:29:03 +00001/*
2 * COM1 NS16550 support
Stefan Roesea47a12b2010-04-15 16:07:28 +02003 * originally from linux source (arch/powerpc/boot/ns16550.c)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02004 * modified to use CONFIG_SYS_ISA_MEM and new defines
wdenke85390d2002-04-01 14:29:03 +00005 */
6
Simon Glassfa54eb12014-09-04 16:27:32 -06007#include <common.h>
Simon Glass12e431b2014-09-04 16:27:34 -06008#include <dm.h>
9#include <errno.h>
10#include <fdtdec.h>
wdenke85390d2002-04-01 14:29:03 +000011#include <ns16550.h>
Simon Glass12e431b2014-09-04 16:27:34 -060012#include <serial.h>
Ladislav Michla1b322a2010-02-01 23:34:25 +010013#include <watchdog.h>
Graeme Russ167cdad2010-04-24 00:05:46 +100014#include <linux/types.h>
15#include <asm/io.h>
wdenke85390d2002-04-01 14:29:03 +000016
Simon Glass12e431b2014-09-04 16:27:34 -060017DECLARE_GLOBAL_DATA_PTR;
18
Detlev Zundel200779e2009-04-03 11:53:01 +020019#define UART_LCRVAL UART_LCR_8N1 /* 8 data, 1 stop, no parity */
20#define UART_MCRVAL (UART_MCR_DTR | \
21 UART_MCR_RTS) /* RTS/DTR */
22#define UART_FCRVAL (UART_FCR_FIFO_EN | \
23 UART_FCR_RXSR | \
24 UART_FCR_TXSR) /* Clear & enable FIFOs */
Simon Glass12e431b2014-09-04 16:27:34 -060025
26#ifndef CONFIG_DM_SERIAL
Graeme Russ167cdad2010-04-24 00:05:46 +100027#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glassf8df9d02011-10-15 19:14:09 +000028#define serial_out(x, y) outb(x, (ulong)y)
29#define serial_in(y) inb((ulong)y)
Dave Aldridge79df1202011-09-01 22:47:14 +000030#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE > 0)
Simon Glassf8df9d02011-10-15 19:14:09 +000031#define serial_out(x, y) out_be32(y, x)
32#define serial_in(y) in_be32(y)
Dave Aldridge79df1202011-09-01 22:47:14 +000033#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE < 0)
Simon Glassf8df9d02011-10-15 19:14:09 +000034#define serial_out(x, y) out_le32(y, x)
35#define serial_in(y) in_le32(y)
Graeme Russ167cdad2010-04-24 00:05:46 +100036#else
Simon Glassf8df9d02011-10-15 19:14:09 +000037#define serial_out(x, y) writeb(x, y)
38#define serial_in(y) readb(y)
Graeme Russ167cdad2010-04-24 00:05:46 +100039#endif
Simon Glass12e431b2014-09-04 16:27:34 -060040#endif /* !CONFIG_DM_SERIAL */
wdenke85390d2002-04-01 14:29:03 +000041
Khoronzhuk, Ivan7c387642014-07-16 00:59:25 +030042#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianovef509b92014-04-04 13:16:53 -040043#define UART_REG_VAL_PWREMU_MGMT_UART_DISABLE 0
44#define UART_REG_VAL_PWREMU_MGMT_UART_ENABLE ((1 << 14) | (1 << 13) | (1 << 0))
Karicheri, Muralidharand57dee52014-04-09 15:38:46 -040045#undef UART_MCRVAL
46#ifdef CONFIG_SERIAL_HW_FLOW_CONTROL
47#define UART_MCRVAL (UART_MCR_RTS | UART_MCR_AFE)
48#else
49#define UART_MCRVAL (UART_MCR_RTS)
50#endif
Vitaly Andrianovef509b92014-04-04 13:16:53 -040051#endif
52
Prafulla Wadaskara160ea02010-10-27 21:58:31 +053053#ifndef CONFIG_SYS_NS16550_IER
54#define CONFIG_SYS_NS16550_IER 0x00
55#endif /* CONFIG_SYS_NS16550_IER */
56
Simon Glass12e431b2014-09-04 16:27:34 -060057#ifdef CONFIG_DM_SERIAL
58static void ns16550_writeb(NS16550_t port, int offset, int value)
59{
60 struct ns16550_platdata *plat = port->plat;
61 unsigned char *addr;
62
63 offset *= 1 << plat->reg_shift;
Simon Glass167efe02014-10-22 21:37:04 -060064 addr = map_sysmem(plat->base, 0) + offset;
Simon Glass12e431b2014-09-04 16:27:34 -060065 /*
66 * As far as we know it doesn't make sense to support selection of
67 * these options at run-time, so use the existing CONFIG options.
68 */
69#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass1f776902014-10-10 07:49:13 -060070 outb(value, (ulong)addr);
Simon Glass12e431b2014-09-04 16:27:34 -060071#elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
72 out_le32(addr, value);
73#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
74 out_be32(addr, value);
75#elif defined(CONFIG_SYS_BIG_ENDIAN)
76 writeb(value, addr + (1 << plat->reg_shift) - 1);
77#else
78 writeb(value, addr);
79#endif
80}
81
82static int ns16550_readb(NS16550_t port, int offset)
83{
84 struct ns16550_platdata *plat = port->plat;
85 unsigned char *addr;
86
87 offset *= 1 << plat->reg_shift;
Simon Glass167efe02014-10-22 21:37:04 -060088 addr = map_sysmem(plat->base, 0) + offset;
Simon Glass12e431b2014-09-04 16:27:34 -060089#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass1f776902014-10-10 07:49:13 -060090 return inb((ulong)addr);
Simon Glass12e431b2014-09-04 16:27:34 -060091#elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
92 return in_le32(addr);
93#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
94 return in_be32(addr);
95#elif defined(CONFIG_SYS_BIG_ENDIAN)
96 return readb(addr + (1 << plat->reg_shift) - 1);
97#else
98 return readb(addr);
99#endif
100}
101
102/* We can clean these up once everything is moved to driver model */
103#define serial_out(value, addr) \
104 ns16550_writeb(com_port, addr - (unsigned char *)com_port, value)
105#define serial_in(addr) \
106 ns16550_readb(com_port, addr - (unsigned char *)com_port)
107#endif
108
Simon Glassfa54eb12014-09-04 16:27:32 -0600109int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate)
110{
111 const unsigned int mode_x_div = 16;
112
113#ifdef CONFIG_OMAP1510
114 /* If can't cleanly clock 115200 set div to 1 */
115 if ((clock == 12000000) && (baudrate == 115200)) {
116 port->osc_12m_sel = OSC_12M_SEL; /* enable 6.5 * divisor */
117 return 1; /* return 1 for base divisor */
118 }
119 port->osc_12m_sel = 0; /* clear if previsouly set */
120#endif
121
122 return DIV_ROUND_CLOSEST(clock, mode_x_div * baudrate);
123}
124
Simon Glass8bbe33c2014-09-04 16:27:33 -0600125static void NS16550_setbrg(NS16550_t com_port, int baud_divisor)
126{
127 serial_out(UART_LCR_BKSE | UART_LCRVAL, &com_port->lcr);
128 serial_out(baud_divisor & 0xff, &com_port->dll);
129 serial_out((baud_divisor >> 8) & 0xff, &com_port->dlm);
130 serial_out(UART_LCRVAL, &com_port->lcr);
131}
132
Simon Glassf8df9d02011-10-15 19:14:09 +0000133void NS16550_init(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000134{
Gregoire Gentil956a8ba2014-11-10 11:04:10 -0800135#if (defined(CONFIG_SPL_BUILD) && \
136 (defined(CONFIG_OMAP34XX) || defined(CONFIG_OMAP44XX)))
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000137 /*
Gregoire Gentil956a8ba2014-11-10 11:04:10 -0800138 * On some OMAP3/OMAP4 devices when UART3 is configured for boot mode
139 * before SPL starts only THRE bit is set. We have to empty the
140 * transmitter before initialization starts.
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000141 */
142 if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE))
143 == UART_LSR_THRE) {
Simon Glass12e431b2014-09-04 16:27:34 -0600144 if (baud_divisor != -1)
145 NS16550_setbrg(com_port, baud_divisor);
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000146 serial_out(0, &com_port->mdr1);
147 }
148#endif
149
Scott Woodcb55b332012-09-18 18:19:05 -0500150 while (!(serial_in(&com_port->lsr) & UART_LSR_TEMT))
151 ;
152
Prafulla Wadaskara160ea02010-10-27 21:58:31 +0530153 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Tom Rini456ccfd2013-12-20 11:19:33 -0500154#if defined(CONFIG_OMAP) || defined(CONFIG_AM33XX) || \
155 defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
Graeme Russ167cdad2010-04-24 00:05:46 +1000156 serial_out(0x7, &com_port->mdr1); /* mode select reset TL16C750*/
wdenk945af8d2003-07-16 21:53:01 +0000157#endif
Simon Glass8bbe33c2014-09-04 16:27:33 -0600158 NS16550_setbrg(com_port, 0);
Graeme Russ167cdad2010-04-24 00:05:46 +1000159 serial_out(UART_MCRVAL, &com_port->mcr);
160 serial_out(UART_FCRVAL, &com_port->fcr);
Simon Glass12e431b2014-09-04 16:27:34 -0600161 if (baud_divisor != -1)
162 NS16550_setbrg(com_port, baud_divisor);
Masahiro Yamada8ac22a62014-07-30 19:11:41 +0900163#if defined(CONFIG_OMAP) || \
Matt Porter6213a682013-03-15 10:07:09 +0000164 defined(CONFIG_AM33XX) || defined(CONFIG_SOC_DA8XX) || \
TENART Antoine9ed6e412013-07-02 12:05:58 +0200165 defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
Chandan Nath5289e832011-10-14 02:58:26 +0000166
Simon Glassf8df9d02011-10-15 19:14:09 +0000167 /* /16 is proper to hit 115200 with 48MHz */
168 serial_out(0, &com_port->mdr1);
Mike Frysingerb4746d82009-02-11 20:26:52 -0500169#endif /* CONFIG_OMAP */
Khoronzhuk, Ivan7c387642014-07-16 00:59:25 +0300170#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400171 serial_out(UART_REG_VAL_PWREMU_MGMT_UART_ENABLE, &com_port->regC);
172#endif
wdenke85390d2002-04-01 14:29:03 +0000173}
174
Ron Madridf5675aa2009-02-18 14:30:44 -0800175#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassf8df9d02011-10-15 19:14:09 +0000176void NS16550_reinit(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000177{
Prafulla Wadaskara160ea02010-10-27 21:58:31 +0530178 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Simon Glass8bbe33c2014-09-04 16:27:33 -0600179 NS16550_setbrg(com_port, 0);
Graeme Russ167cdad2010-04-24 00:05:46 +1000180 serial_out(UART_MCRVAL, &com_port->mcr);
181 serial_out(UART_FCRVAL, &com_port->fcr);
Simon Glass8bbe33c2014-09-04 16:27:33 -0600182 NS16550_setbrg(com_port, baud_divisor);
wdenke85390d2002-04-01 14:29:03 +0000183}
Ron Madridf5675aa2009-02-18 14:30:44 -0800184#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
wdenke85390d2002-04-01 14:29:03 +0000185
Simon Glassf8df9d02011-10-15 19:14:09 +0000186void NS16550_putc(NS16550_t com_port, char c)
wdenke85390d2002-04-01 14:29:03 +0000187{
Simon Glassf8df9d02011-10-15 19:14:09 +0000188 while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0)
189 ;
Graeme Russ167cdad2010-04-24 00:05:46 +1000190 serial_out(c, &com_port->thr);
Stefan Roese1a2d9b32010-10-12 09:39:45 +0200191
192 /*
193 * Call watchdog_reset() upon newline. This is done here in putc
194 * since the environment code uses a single puts() to print the complete
195 * environment upon "printenv". So we can't put this watchdog call
196 * in puts().
197 */
198 if (c == '\n')
199 WATCHDOG_RESET();
wdenke85390d2002-04-01 14:29:03 +0000200}
201
Ron Madridf5675aa2009-02-18 14:30:44 -0800202#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassf8df9d02011-10-15 19:14:09 +0000203char NS16550_getc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000204{
Graeme Russ167cdad2010-04-24 00:05:46 +1000205 while ((serial_in(&com_port->lsr) & UART_LSR_DR) == 0) {
Marek Vasutf2041382012-09-15 10:25:19 +0200206#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_USB_TTY)
wdenk232c1502004-03-12 00:14:09 +0000207 extern void usbtty_poll(void);
208 usbtty_poll();
209#endif
Ladislav Michla1b322a2010-02-01 23:34:25 +0100210 WATCHDOG_RESET();
wdenk232c1502004-03-12 00:14:09 +0000211 }
Graeme Russ167cdad2010-04-24 00:05:46 +1000212 return serial_in(&com_port->rbr);
wdenke85390d2002-04-01 14:29:03 +0000213}
214
Simon Glassf8df9d02011-10-15 19:14:09 +0000215int NS16550_tstc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000216{
Simon Glassf8df9d02011-10-15 19:14:09 +0000217 return (serial_in(&com_port->lsr) & UART_LSR_DR) != 0;
wdenke85390d2002-04-01 14:29:03 +0000218}
219
Ron Madridf5675aa2009-02-18 14:30:44 -0800220#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
Simon Glass12e431b2014-09-04 16:27:34 -0600221
222#ifdef CONFIG_DM_SERIAL
223static int ns16550_serial_putc(struct udevice *dev, const char ch)
224{
225 struct NS16550 *const com_port = dev_get_priv(dev);
226
227 if (!(serial_in(&com_port->lsr) & UART_LSR_THRE))
228 return -EAGAIN;
229 serial_out(ch, &com_port->thr);
230
231 /*
232 * Call watchdog_reset() upon newline. This is done here in putc
233 * since the environment code uses a single puts() to print the complete
234 * environment upon "printenv". So we can't put this watchdog call
235 * in puts().
236 */
237 if (ch == '\n')
238 WATCHDOG_RESET();
239
240 return 0;
241}
242
243static int ns16550_serial_pending(struct udevice *dev, bool input)
244{
245 struct NS16550 *const com_port = dev_get_priv(dev);
246
247 if (input)
248 return serial_in(&com_port->lsr) & UART_LSR_DR ? 1 : 0;
249 else
250 return serial_in(&com_port->lsr) & UART_LSR_THRE ? 0 : 1;
251}
252
253static int ns16550_serial_getc(struct udevice *dev)
254{
255 struct NS16550 *const com_port = dev_get_priv(dev);
256
Simon Glassaea2be22014-10-22 21:37:03 -0600257 if (!(serial_in(&com_port->lsr) & UART_LSR_DR))
Simon Glass12e431b2014-09-04 16:27:34 -0600258 return -EAGAIN;
259
260 return serial_in(&com_port->rbr);
261}
262
263static int ns16550_serial_setbrg(struct udevice *dev, int baudrate)
264{
265 struct NS16550 *const com_port = dev_get_priv(dev);
266 struct ns16550_platdata *plat = com_port->plat;
267 int clock_divisor;
268
269 clock_divisor = ns16550_calc_divisor(com_port, plat->clock, baudrate);
270
271 NS16550_setbrg(com_port, clock_divisor);
272
273 return 0;
274}
275
276int ns16550_serial_probe(struct udevice *dev)
277{
278 struct NS16550 *const com_port = dev_get_priv(dev);
279
Simon Glass11c1a872014-10-22 21:37:05 -0600280 com_port->plat = dev_get_platdata(dev);
Simon Glass12e431b2014-09-04 16:27:34 -0600281 NS16550_init(com_port, -1);
282
283 return 0;
284}
285
Simon Glass11c1a872014-10-22 21:37:05 -0600286#ifdef CONFIG_OF_CONTROL
Simon Glass12e431b2014-09-04 16:27:34 -0600287int ns16550_serial_ofdata_to_platdata(struct udevice *dev)
288{
Simon Glass12e431b2014-09-04 16:27:34 -0600289 struct ns16550_platdata *plat = dev->platdata;
290 fdt_addr_t addr;
291
292 addr = fdtdec_get_addr(gd->fdt_blob, dev->of_offset, "reg");
293 if (addr == FDT_ADDR_T_NONE)
294 return -EINVAL;
295
Simon Glass167efe02014-10-22 21:37:04 -0600296 plat->base = addr;
Simon Glass12e431b2014-09-04 16:27:34 -0600297 plat->reg_shift = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
298 "reg-shift", 1);
Simon Glass12e431b2014-09-04 16:27:34 -0600299
300 return 0;
301}
Simon Glass11c1a872014-10-22 21:37:05 -0600302#endif
Simon Glass12e431b2014-09-04 16:27:34 -0600303
304const struct dm_serial_ops ns16550_serial_ops = {
305 .putc = ns16550_serial_putc,
306 .pending = ns16550_serial_pending,
307 .getc = ns16550_serial_getc,
308 .setbrg = ns16550_serial_setbrg,
309};
310#endif /* CONFIG_DM_SERIAL */