blob: 5ac4f58b284e640e32ceb5994d8fe69b81d1f060 [file] [log] [blame]
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -07001/*
2 * Aeronix Zipit Z2 configuration file
3 *
4 * Copyright (C) 2009-2010 Marek Vasut <marek.vasut@gmail.com>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * High Level Board Configuration Options
14 */
15#define CONFIG_CPU_PXA27X 1 /* Marvell PXA270 CPU */
16#define CONFIG_SYS_TEXT_BASE 0x0
17
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070018#undef CONFIG_SKIP_LOWLEVEL_INIT
19#define CONFIG_PREBOOT
20
21/*
22 * Environment settings
23 */
24#define CONFIG_ENV_OVERWRITE
25#define CONFIG_ENV_IS_IN_FLASH 1
26#define CONFIG_ENV_ADDR 0x40000
27#define CONFIG_ENV_SIZE 0x10000
28
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070029#define CONFIG_SYS_MALLOC_LEN (128*1024)
30#define CONFIG_ARCH_CPU_INIT
31
32#define CONFIG_BOOTCOMMAND \
33 "if mmc rescan && ext2load mmc 0 0xa0000000 boot/uboot.script ;"\
34 "then " \
35 "source 0xa0000000; " \
36 "else " \
37 "bootm 0x50000; " \
38 "fi; "
39#define CONFIG_BOOTARGS \
40 "console=tty0 console=ttyS2,115200 fbcon=rotate:3"
41#define CONFIG_TIMESTAMP
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070042#define CONFIG_CMDLINE_TAG
43#define CONFIG_SETUP_MEMORY_TAGS
44#define CONFIG_SYS_TEXT_BASE 0x0
45#define CONFIG_LZMA /* LZMA compression support */
46
47/*
48 * Serial Console Configuration
49 * STUART - the lower serial port on Colibri board
50 */
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070051#define CONFIG_STUART 1
52#define CONFIG_CONS_INDEX 2
53#define CONFIG_BAUDRATE 115200
54
55/*
56 * Bootloader Components Configuration
57 */
58#define CONFIG_CMD_ENV
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070059
60/*
61 * MMC Card Configuration
62 */
63#ifdef CONFIG_CMD_MMC
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070064#define CONFIG_GENERIC_MMC
65#define CONFIG_PXA_MMC_GENERIC
66#define CONFIG_SYS_MMC_BASE 0xF0000000
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070067#define CONFIG_DOS_PARTITION
68#endif
69
70/*
71 * SPI and LCD
72 */
73#ifdef CONFIG_CMD_SPI
74#define CONFIG_SOFT_SPI
Vasily Khoruzhick59fa0892016-03-20 18:37:01 -070075#define CONFIG_LCD_ROTATION
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070076#define CONFIG_PXA_LCD
77#define CONFIG_LMS283GF05
78
79#define SPI_DELAY udelay(10)
80#define SPI_SDA(val) zipitz2_spi_sda(val)
81#define SPI_SCL(val) zipitz2_spi_scl(val)
82#define SPI_READ zipitz2_spi_read()
83#ifndef __ASSEMBLY__
84void zipitz2_spi_sda(int);
85void zipitz2_spi_scl(int);
86unsigned char zipitz2_spi_read(void);
87#endif
88#endif
89
Vasily Khoruzhickf19eb152016-03-20 18:37:00 -070090#define CONFIG_SYS_LONGHELP /* undef to save memory */
91#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
92#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
93#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
94#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
95#define CONFIG_SYS_DEVICE_NULLDEV 1
96
97/*
98 * Clock Configuration
99 */
100#define CONFIG_SYS_CPUSPEED 0x190 /* standard setting for 312MHz; L=16, N=1.5, A=0, SDCLK!=SystemBus */
101
102/*
103 * SRAM Map
104 */
105#define PHYS_SRAM 0x5c000000 /* SRAM Bank #1 */
106#define PHYS_SRAM_SIZE 0x00040000 /* 256k */
107
108/*
109 * DRAM Map
110 */
111#define CONFIG_NR_DRAM_BANKS 1 /* We have 1 bank of DRAM */
112#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
113#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
114
115#define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
116#define CONFIG_SYS_DRAM_SIZE 0x02000000 /* 32 MB DRAM */
117
118#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
119#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
120
121#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE
122
123#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
124#define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SRAM + 2048)
125
126/*
127 * NOR FLASH
128 */
129#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
130#define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
131#define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors */
132#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
133
134#define CONFIG_SYS_FLASH_CFI
135#define CONFIG_FLASH_CFI_DRIVER 1
136#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
137
138#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
139#define CONFIG_SYS_MONITOR_LEN PHYS_FLASH_SECT_SIZE
140
141#define CONFIG_SYS_MAX_FLASH_BANKS 1
142#define CONFIG_SYS_MAX_FLASH_SECT 256
143
144#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
145
146#define CONFIG_SYS_FLASH_ERASE_TOUT 240000
147#define CONFIG_SYS_FLASH_WRITE_TOUT 240000
148#define CONFIG_SYS_FLASH_LOCK_TOUT 240000
149#define CONFIG_SYS_FLASH_UNLOCK_TOUT 240000
150#define CONFIG_SYS_FLASH_PROTECTION
151
152/*
153 * GPIO settings
154 */
155#define CONFIG_SYS_GAFR0_L_VAL 0x02000140
156#define CONFIG_SYS_GAFR0_U_VAL 0x59188000
157#define CONFIG_SYS_GAFR1_L_VAL 0x63900002
158#define CONFIG_SYS_GAFR1_U_VAL 0xaaa03950
159#define CONFIG_SYS_GAFR2_L_VAL 0x0aaaaaaa
160#define CONFIG_SYS_GAFR2_U_VAL 0x29000308
161#define CONFIG_SYS_GAFR3_L_VAL 0x54000000
162#define CONFIG_SYS_GAFR3_U_VAL 0x000000d5
163#define CONFIG_SYS_GPCR0_VAL 0x00000000
164#define CONFIG_SYS_GPCR1_VAL 0x00000020
165#define CONFIG_SYS_GPCR2_VAL 0x00000000
166#define CONFIG_SYS_GPCR3_VAL 0x00000000
167#define CONFIG_SYS_GPDR0_VAL 0xdafcee00
168#define CONFIG_SYS_GPDR1_VAL 0xffa3aaab
169#define CONFIG_SYS_GPDR2_VAL 0x8fe9ffff
170#define CONFIG_SYS_GPDR3_VAL 0x001b1f8a
171#define CONFIG_SYS_GPSR0_VAL 0x06080400
172#define CONFIG_SYS_GPSR1_VAL 0x007f0000
173#define CONFIG_SYS_GPSR2_VAL 0x032a0000
174#define CONFIG_SYS_GPSR3_VAL 0x00000180
175
176#define CONFIG_SYS_PSSR_VAL 0x30
177
178/*
179 * Clock settings
180 */
181#define CONFIG_SYS_CKEN 0x00511220
182#define CONFIG_SYS_CCCR 0x00000190
183
184/*
185 * Memory settings
186 */
187#define CONFIG_SYS_MSC0_VAL 0x2ffc38f8
188#define CONFIG_SYS_MSC1_VAL 0x0000ccd1
189#define CONFIG_SYS_MSC2_VAL 0x0000b884
190#define CONFIG_SYS_MDCNFG_VAL 0x08000ba9
191#define CONFIG_SYS_MDREFR_VAL 0x2011a01e
192#define CONFIG_SYS_MDMRS_VAL 0x00000000
193#define CONFIG_SYS_FLYCNFG_VAL 0x00010001
194#define CONFIG_SYS_SXCNFG_VAL 0x40044004
195
196/*
197 * PCMCIA and CF Interfaces
198 */
199#define CONFIG_SYS_MECR_VAL 0x00000001
200#define CONFIG_SYS_MCMEM0_VAL 0x00014307
201#define CONFIG_SYS_MCMEM1_VAL 0x00014307
202#define CONFIG_SYS_MCATT0_VAL 0x0001c787
203#define CONFIG_SYS_MCATT1_VAL 0x0001c787
204#define CONFIG_SYS_MCIO0_VAL 0x0001430f
205#define CONFIG_SYS_MCIO1_VAL 0x0001430f
206
207#include "pxa-common.h"
208
209#endif /* __CONFIG_H */