blob: 789c4078827bc9be53df6754e80a2452c099c6f6 [file] [log] [blame]
Fabio Estevam7891e252012-09-13 03:18:20 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam7891e252012-09-13 03:18:20 +00007 */
8
Fabio Estevambcfc7112012-09-24 08:09:32 +00009#ifndef __MX6QSABRESD_CONFIG_H
10#define __MX6QSABRESD_CONFIG_H
Fabio Estevam7891e252012-09-13 03:18:20 +000011
John Tobias15582002014-11-12 14:27:44 -080012#ifdef CONFIG_SPL
John Tobias15582002014-11-12 14:27:44 -080013#include "imx6_spl.h"
14#endif
15
Fabio Estevam7891e252012-09-13 03:18:20 +000016#define CONFIG_MACH_TYPE 3980
Fabio Estevambcfc7112012-09-24 08:09:32 +000017#define CONFIG_MXC_UART_BASE UART1_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060018#define CONSOLE_DEV "ttymxc0"
Otavio Salvador903e7792012-10-02 09:22:10 +000019#define CONFIG_MMCROOT "/dev/mmcblk1p2"
Fabio Estevam7891e252012-09-13 03:18:20 +000020
Otavio Salvador03ce3302014-01-06 13:27:20 -020021#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
22
Pierre Aubertc1747972013-06-04 09:00:15 +020023#include "mx6sabre_common.h"
Otavio Salvador51535d92012-09-26 11:37:01 +000024
Shawn Guode7d02a2012-12-30 14:14:59 +000025#define CONFIG_SYS_FSL_USDHC_NUM 3
26#if defined(CONFIG_ENV_IS_IN_MMC)
Fabio Estevamacbb4452013-01-10 09:00:53 +000027#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
Shawn Guode7d02a2012-12-30 14:14:59 +000028#endif
29
Marek Vasute919aa22014-03-23 22:45:41 +010030#define CONFIG_CMD_PCI
31#ifdef CONFIG_CMD_PCI
32#define CONFIG_PCI
33#define CONFIG_PCI_PNP
34#define CONFIG_PCI_SCAN_SHOW
35#define CONFIG_PCIE_IMX
36#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
37#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
38#endif
39
Fabio Estevam66ca09f2014-05-09 13:15:42 -030040/* I2C Configs */
Fabio Estevam66ca09f2014-05-09 13:15:42 -030041#define CONFIG_SYS_I2C
42#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020043#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
44#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070045#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Fabio Estevam66ca09f2014-05-09 13:15:42 -030046#define CONFIG_SYS_I2C_SPEED 100000
47
48/* PMIC */
49#define CONFIG_POWER
50#define CONFIG_POWER_I2C
51#define CONFIG_POWER_PFUZE100
52#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
53
Peng Fan5a3d63c2014-12-02 09:55:27 +080054/* USB Configs */
Peng Fan5a3d63c2014-12-02 09:55:27 +080055#ifdef CONFIG_CMD_USB
56#define CONFIG_USB_EHCI
57#define CONFIG_USB_EHCI_MX6
Peng Fan5a3d63c2014-12-02 09:55:27 +080058#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
59#define CONFIG_USB_HOST_ETHER
60#define CONFIG_USB_ETHER_ASIX
61#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
62#define CONFIG_MXC_USB_FLAGS 0
63#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
64#endif
65
Fabio Estevambcfc7112012-09-24 08:09:32 +000066#endif /* __MX6QSABRESD_CONFIG_H */