blob: 988438e75471a37f2643328c910ff13b0fe753e5 [file] [log] [blame]
wdenk507bbe32004-04-18 21:13:41 +00001/*
Michal Simek49a23e42011-09-25 21:03:08 +00002 * (C) Copyright 2008-2011 Michal Simek <monstr@monstr.eu>
Michal Simek53ea9812008-07-11 10:10:31 +02003 * Clean driver and add xilinx constant from header file
wdenk507bbe32004-04-18 21:13:41 +00004 *
Michal Simek53ea9812008-07-11 10:10:31 +02005 * (C) Copyright 2004 Atmark Techno, Inc.
wdenk507bbe32004-04-18 21:13:41 +00006 * Yasushi SHOJI <yashi@atmark-techno.com>
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
wdenk507bbe32004-04-18 21:13:41 +00009 */
10
11#include <config.h>
Michal Simek49a23e42011-09-25 21:03:08 +000012#include <common.h>
Michal Simek53ea9812008-07-11 10:10:31 +020013#include <asm/io.h>
Michal Simek49a23e42011-09-25 21:03:08 +000014#include <linux/compiler.h>
15#include <serial.h>
wdenk507bbe32004-04-18 21:13:41 +000016
Michal Simek53ea9812008-07-11 10:10:31 +020017#define SR_TX_FIFO_FULL 0x08 /* transmit FIFO full */
18#define SR_RX_FIFO_VALID_DATA 0x01 /* data in receive FIFO */
19#define SR_RX_FIFO_FULL 0x02 /* receive FIFO full */
wdenk507bbe32004-04-18 21:13:41 +000020
Michal Simek8c3bd6b2014-01-21 07:29:47 +010021#define ULITE_CONTROL_RST_TX 0x01
22#define ULITE_CONTROL_RST_RX 0x02
23
Michal Simek49a23e42011-09-25 21:03:08 +000024struct uartlite {
25 unsigned int rx_fifo;
26 unsigned int tx_fifo;
27 unsigned int status;
Michal Simek8c3bd6b2014-01-21 07:29:47 +010028 unsigned int control;
Michal Simek49a23e42011-09-25 21:03:08 +000029};
wdenk507bbe32004-04-18 21:13:41 +000030
Michal Simek8cb9b232011-10-18 00:22:10 +000031static struct uartlite *userial_ports[4] = {
Michal Simek49a23e42011-09-25 21:03:08 +000032#ifdef XILINX_UARTLITE_BASEADDR
33 [0] = (struct uartlite *)XILINX_UARTLITE_BASEADDR,
34#endif
35#ifdef XILINX_UARTLITE_BASEADDR1
36 [1] = (struct uartlite *)XILINX_UARTLITE_BASEADDR1,
37#endif
38#ifdef XILINX_UARTLITE_BASEADDR2
39 [2] = (struct uartlite *)XILINX_UARTLITE_BASEADDR2,
40#endif
41#ifdef XILINX_UARTLITE_BASEADDR3
42 [3] = (struct uartlite *)XILINX_UARTLITE_BASEADDR3
43#endif
44};
45
Axel Lin212d7da2013-10-16 09:45:56 +080046static void uartlite_serial_putc(const char c, const int port)
Michal Simek49a23e42011-09-25 21:03:08 +000047{
48 struct uartlite *regs = userial_ports[port];
49
50 if (c == '\n')
51 uartlite_serial_putc('\r', port);
52
53 while (in_be32(&regs->status) & SR_TX_FIFO_FULL)
54 ;
55 out_be32(&regs->tx_fifo, c & 0xff);
56}
57
Axel Lin212d7da2013-10-16 09:45:56 +080058static void uartlite_serial_puts(const char *s, const int port)
Michal Simek49a23e42011-09-25 21:03:08 +000059{
60 while (*s)
61 uartlite_serial_putc(*s++, port);
62}
63
Axel Lin212d7da2013-10-16 09:45:56 +080064static int uartlite_serial_getc(const int port)
Michal Simek49a23e42011-09-25 21:03:08 +000065{
66 struct uartlite *regs = userial_ports[port];
67
68 while (!(in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA))
69 ;
70 return in_be32(&regs->rx_fifo) & 0xff;
71}
72
Axel Lin212d7da2013-10-16 09:45:56 +080073static int uartlite_serial_tstc(const int port)
Michal Simek49a23e42011-09-25 21:03:08 +000074{
75 struct uartlite *regs = userial_ports[port];
76
77 return in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA;
78}
79
Michal Simek25239e12012-07-02 10:32:18 +020080static int uartlite_serial_init(const int port)
81{
Michal Simek8c3bd6b2014-01-21 07:29:47 +010082 struct uartlite *regs = userial_ports[port];
83
84 if (regs) {
85 out_be32(&regs->control, 0);
86 out_be32(&regs->control,
87 ULITE_CONTROL_RST_RX | ULITE_CONTROL_RST_TX);
88 in_be32(&regs->control);
Michal Simek25239e12012-07-02 10:32:18 +020089 return 0;
Michal Simek8c3bd6b2014-01-21 07:29:47 +010090 }
91
Michal Simek25239e12012-07-02 10:32:18 +020092 return -1;
93}
94
Michal Simek49a23e42011-09-25 21:03:08 +000095/* Multi serial device functions */
96#define DECLARE_ESERIAL_FUNCTIONS(port) \
Axel Lin212d7da2013-10-16 09:45:56 +080097 static int userial##port##_init(void) \
Michal Simek25239e12012-07-02 10:32:18 +020098 { return uartlite_serial_init(port); } \
Axel Lin212d7da2013-10-16 09:45:56 +080099 static void userial##port##_setbrg(void) {} \
100 static int userial##port##_getc(void) \
Michal Simek49a23e42011-09-25 21:03:08 +0000101 { return uartlite_serial_getc(port); } \
Axel Lin212d7da2013-10-16 09:45:56 +0800102 static int userial##port##_tstc(void) \
Michal Simek49a23e42011-09-25 21:03:08 +0000103 { return uartlite_serial_tstc(port); } \
Axel Lin212d7da2013-10-16 09:45:56 +0800104 static void userial##port##_putc(const char c) \
Michal Simek49a23e42011-09-25 21:03:08 +0000105 { uartlite_serial_putc(c, port); } \
Axel Lin212d7da2013-10-16 09:45:56 +0800106 static void userial##port##_puts(const char *s) \
Michal Simek49a23e42011-09-25 21:03:08 +0000107 { uartlite_serial_puts(s, port); }
108
109/* Serial device descriptor */
Marek Vasut90bad892012-09-09 18:48:28 +0200110#define INIT_ESERIAL_STRUCTURE(port, __name) { \
111 .name = __name, \
112 .start = userial##port##_init, \
113 .stop = NULL, \
114 .setbrg = userial##port##_setbrg, \
115 .getc = userial##port##_getc, \
116 .tstc = userial##port##_tstc, \
117 .putc = userial##port##_putc, \
118 .puts = userial##port##_puts, \
119}
Michal Simek49a23e42011-09-25 21:03:08 +0000120
121DECLARE_ESERIAL_FUNCTIONS(0);
122struct serial_device uartlite_serial0_device =
123 INIT_ESERIAL_STRUCTURE(0, "ttyUL0");
124DECLARE_ESERIAL_FUNCTIONS(1);
125struct serial_device uartlite_serial1_device =
126 INIT_ESERIAL_STRUCTURE(1, "ttyUL1");
127DECLARE_ESERIAL_FUNCTIONS(2);
128struct serial_device uartlite_serial2_device =
129 INIT_ESERIAL_STRUCTURE(2, "ttyUL2");
130DECLARE_ESERIAL_FUNCTIONS(3);
131struct serial_device uartlite_serial3_device =
132 INIT_ESERIAL_STRUCTURE(3, "ttyUL3");
133
134__weak struct serial_device *default_serial_console(void)
135{
Michal Simek25239e12012-07-02 10:32:18 +0200136 if (userial_ports[0])
137 return &uartlite_serial0_device;
138 if (userial_ports[1])
139 return &uartlite_serial1_device;
140 if (userial_ports[2])
141 return &uartlite_serial2_device;
142 if (userial_ports[3])
143 return &uartlite_serial3_device;
144
145 return NULL;
Michal Simek49a23e42011-09-25 21:03:08 +0000146}
Marek Vasut87d69222012-09-12 19:45:58 +0200147
148void uartlite_serial_initialize(void)
149{
150#ifdef XILINX_UARTLITE_BASEADDR
151 serial_register(&uartlite_serial0_device);
152#endif /* XILINX_UARTLITE_BASEADDR */
153#ifdef XILINX_UARTLITE_BASEADDR1
154 serial_register(&uartlite_serial1_device);
155#endif /* XILINX_UARTLITE_BASEADDR1 */
156#ifdef XILINX_UARTLITE_BASEADDR2
157 serial_register(&uartlite_serial2_device);
158#endif /* XILINX_UARTLITE_BASEADDR2 */
159#ifdef XILINX_UARTLITE_BASEADDR3
160 serial_register(&uartlite_serial3_device);
161#endif /* XILINX_UARTLITE_BASEADDR3 */
162}