Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 281ffa538603a79c9f4cd727185efd4168d98ba6 / . / configs / ls1012afrwy_qspi_SECURE_BOOT_defconfig
blob: d5034b7b26cb8908424290ff554e303f008241b3 [file] [log] [blame]
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Tom Rini3eae8642018-07-09 15:13:08 -0400[diff] [blame]4CONFIG_SECURE_BOOT=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]5CONFIG_FSL_LS_PPA=y
Peng Ma281ffa52019-01-30 19:18:43 +0800[diff] [blame^]6CONFIG_AHCI=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]7CONFIG_DISTRO_DEFAULTS=y
Tom Rini86cf1c82018-08-16 08:16:24 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]9# CONFIG_SYS_MALLOC_F is not set
10CONFIG_FIT_VERBOSE=y
11CONFIG_OF_BOARD_SETUP=y
12CONFIG_OF_STDOUT_VIA_ALIAS=y
13CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
14CONFIG_QSPI_BOOT=y
15CONFIG_BOOTDELAY=10
16CONFIG_USE_BOOTARGS=y
17CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
18# CONFIG_DISPLAY_BOARDINFO is not set
19CONFIG_DISPLAY_BOARDINFO_LATE=y
20CONFIG_CMD_GREPENV=y
21CONFIG_CMD_GPT=y
22CONFIG_CMD_I2C=y
23CONFIG_CMD_MMC=y
24CONFIG_CMD_PCI=y
25CONFIG_CMD_SF=y
26CONFIG_CMD_USB=y
27CONFIG_CMD_CACHE=y
28CONFIG_OF_CONTROL=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]29CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]30CONFIG_NET_RANDOM_ETHADDR=y
31CONFIG_DM=y
Peng Ma281ffa52019-01-30 19:18:43 +0800[diff] [blame^]32CONFIG_SATA_CEVA=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]33CONFIG_DM_MMC=y
Tom Rini592cd5d2018-10-02 13:02:22 -0400[diff] [blame]34CONFIG_DM_SPI_FLASH=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]35CONFIG_SPI_FLASH=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]36CONFIG_SPI_FLASH_WINBOND=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]37CONFIG_FSL_PFE=y
Tom Rini3eae8642018-07-09 15:13:08 -0400[diff] [blame]38CONFIG_DM_ETH=y
39CONFIG_E1000=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]40CONFIG_PCI=y
41CONFIG_DM_PCI=y
42CONFIG_DM_PCI_COMPAT=y
43CONFIG_PCIE_LAYERSCAPE=y
Peng Ma281ffa52019-01-30 19:18:43 +0800[diff] [blame^]44CONFIG_DM_SCSI=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]45CONFIG_SYS_NS16550=y
Tom Rini592cd5d2018-10-02 13:02:22 -0400[diff] [blame]46CONFIG_SPI=y
47CONFIG_DM_SPI=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]48CONFIG_USB=y
49CONFIG_DM_USB=y
50CONFIG_USB_XHCI_HCD=y
51CONFIG_USB_XHCI_DWC3=y
Vinitha V Pillai2d91b532018-05-23 11:03:31 +0530[diff] [blame]52CONFIG_RSA=y
53CONFIG_RSA_SOFTWARE_EXP=y