blob: 495934045f975881773f98cff3ee0a780f56b314 [file] [log] [blame]
wdenk71f95112003-06-15 22:40:42 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2000-2005
wdenk71f95112003-06-15 22:40:42 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC860 1
37#define CONFIG_MPC860T 1
38#define CONFIG_MPC862 1
39
40#define CONFIG_TQM862M 1 /* ...on a TQM8xxM module */
41
42#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
43#undef CONFIG_8xx_CONS_SMC2
44#undef CONFIG_8xx_CONS_NONE
45
46#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
47
wdenkae3af052003-08-07 22:18:11 +000048#define CONFIG_BOOTCOUNT_LIMIT
wdenk71f95112003-06-15 22:40:42 +000049
wdenkae3af052003-08-07 22:18:11 +000050#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenk71f95112003-06-15 22:40:42 +000051
52#define CONFIG_BOARD_TYPES 1 /* support board types */
53
54#define CONFIG_PREBOOT "echo;" \
55 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
56 "echo"
57
58#undef CONFIG_BOOTARGS
59
60#define CONFIG_EXTRA_ENV_SETTINGS \
61 "netdev=eth0\0" \
62 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010063 "nfsroot=${serverip}:${rootpath}\0" \
wdenk71f95112003-06-15 22:40:42 +000064 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010065 "addip=setenv bootargs ${bootargs} " \
66 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
67 ":${hostname}:${netdev}:off panic=1\0" \
wdenk71f95112003-06-15 22:40:42 +000068 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010069 "bootm ${kernel_addr}\0" \
wdenk71f95112003-06-15 22:40:42 +000070 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010071 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
72 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenk71f95112003-06-15 22:40:42 +000073 "rootpath=/opt/eldk/ppc_8xx\0" \
74 "bootfile=/tftpboot/TQM862M/uImage\0" \
75 "kernel_addr=40080000\0" \
76 "ramdisk_addr=40180000\0" \
77 ""
78#define CONFIG_BOOTCOMMAND "run flash_self"
79
80#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
81#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
82
83#undef CONFIG_WATCHDOG /* watchdog disabled */
84
85#define CONFIG_STATUS_LED 1 /* Status LED enabled */
86
87#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
88
89#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | CONFIG_BOOTP_BOOTFILESIZE)
90
91#define CONFIG_MAC_PARTITION
92#define CONFIG_DOS_PARTITION
93
94#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
95
96#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
97 CFG_CMD_ASKENV | \
wdenk414eec32005-04-02 22:37:54 +000098 CFG_CMD_DATE | \
wdenk71f95112003-06-15 22:40:42 +000099 CFG_CMD_DHCP | \
100 CFG_CMD_IDE | \
wdenk414eec32005-04-02 22:37:54 +0000101 CFG_CMD_NFS | \
102 CFG_CMD_SNTP )
wdenk71f95112003-06-15 22:40:42 +0000103
104/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
105#include <cmd_confdefs.h>
106
107/*
108 * Miscellaneous configurable options
109 */
110#define CFG_LONGHELP /* undef to save memory */
111#define CFG_PROMPT "=> " /* Monitor Command Prompt */
112
Wolfgang Denk2751a952006-10-28 02:29:14 +0200113#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
114#define CFG_HUSH_PARSER 1 /* Use the HUSH parser */
wdenk71f95112003-06-15 22:40:42 +0000115#ifdef CFG_HUSH_PARSER
116#define CFG_PROMPT_HUSH_PS2 "> "
117#endif
118
119#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
120#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
121#else
122#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
123#endif
124#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
125#define CFG_MAXARGS 16 /* max number of command args */
126#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
127
128#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
129#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
130
131#define CFG_LOAD_ADDR 0x100000 /* default load address */
132
133#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
134
135#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
136
137/*
138 * Low Level Configuration Settings
139 * (address mappings, register initial values, etc.)
140 * You should know what you are doing if you make changes here.
141 */
142/*-----------------------------------------------------------------------
143 * Internal Memory Mapped Register
144 */
145#define CFG_IMMR 0xFFF00000
146
147/*-----------------------------------------------------------------------
148 * Definitions for initial stack pointer and data area (in DPRAM)
149 */
150#define CFG_INIT_RAM_ADDR CFG_IMMR
151#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
152#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
153#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
154#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
155
156/*-----------------------------------------------------------------------
157 * Start addresses for the final memory configuration
158 * (Set up by the startup code)
159 * Please note that CFG_SDRAM_BASE _must_ start at 0
160 */
161#define CFG_SDRAM_BASE 0x00000000
162#define CFG_FLASH_BASE 0x40000000
163#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
164#define CFG_MONITOR_BASE CFG_FLASH_BASE
165#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
166
167/*
168 * For booting Linux, the board info and command line data
169 * have to be in the first 8 MB of memory, since this is
170 * the maximum mapped by the Linux kernel during initialization.
171 */
172#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
173
174/*-----------------------------------------------------------------------
175 * FLASH organization
176 */
177#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
178#define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
179
180#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
181#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
182
183#define CFG_ENV_IS_IN_FLASH 1
184
185#define CFG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */
186#define CFG_ENV_SIZE 0x08000 /* Total Size of Environment Sector */
187#define CFG_ENV_SECT_SIZE 0x20000 /* Total Size of Environment Sector */
188
189/* Address and size of Redundant Environment Sector */
190#define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET+CFG_ENV_SECT_SIZE)
191#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
192
193/*-----------------------------------------------------------------------
194 * Hardware Information Block
195 */
196#define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
197#define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */
198#define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
199
200/*-----------------------------------------------------------------------
201 * Cache Configuration
202 */
203#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
204#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
205#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
206#endif
207
208/*-----------------------------------------------------------------------
209 * SYPCR - System Protection Control 11-9
210 * SYPCR can only be written once after reset!
211 *-----------------------------------------------------------------------
212 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
213 */
214#if defined(CONFIG_WATCHDOG)
215#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
216 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
217#else
218#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
219#endif
220
221/*-----------------------------------------------------------------------
222 * SIUMCR - SIU Module Configuration 11-6
223 *-----------------------------------------------------------------------
224 * PCMCIA config., multi-function pin tri-state
225 */
226#ifndef CONFIG_CAN_DRIVER
227#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
228#else /* we must activate GPL5 in the SIUMCR for CAN */
229#define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
230#endif /* CONFIG_CAN_DRIVER */
231
232/*-----------------------------------------------------------------------
233 * TBSCR - Time Base Status and Control 11-26
234 *-----------------------------------------------------------------------
235 * Clear Reference Interrupt Status, Timebase freezing enabled
236 */
237#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
238
239/*-----------------------------------------------------------------------
240 * RTCSC - Real-Time Clock Status and Control Register 11-27
241 *-----------------------------------------------------------------------
242 */
243#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
244
245/*-----------------------------------------------------------------------
246 * PISCR - Periodic Interrupt Status and Control 11-31
247 *-----------------------------------------------------------------------
248 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
249 */
250#define CFG_PISCR (PISCR_PS | PISCR_PITF)
251
252/*-----------------------------------------------------------------------
253 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
254 *-----------------------------------------------------------------------
255 * Reset PLL lock status sticky bit, timer expired status bit and timer
256 * interrupt status bit
wdenk71f95112003-06-15 22:40:42 +0000257 */
wdenk71f95112003-06-15 22:40:42 +0000258#define CFG_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenk71f95112003-06-15 22:40:42 +0000259
260/*-----------------------------------------------------------------------
261 * SCCR - System Clock and reset Control Register 15-27
262 *-----------------------------------------------------------------------
263 * Set clock output, timebase and RTC source and divider,
264 * power management and some other internal clocks
265 */
266#define SCCR_MASK SCCR_EBDF11
wdenke9132ea2004-04-24 23:23:30 +0000267#define CFG_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenk71f95112003-06-15 22:40:42 +0000268 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
269 SCCR_DFALCD00)
wdenk71f95112003-06-15 22:40:42 +0000270
271/*-----------------------------------------------------------------------
272 * PCMCIA stuff
273 *-----------------------------------------------------------------------
274 *
275 */
276#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
277#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
278#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
279#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
280#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
281#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
282#define CFG_PCMCIA_IO_ADDR (0xEC000000)
283#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
284
285/*-----------------------------------------------------------------------
286 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
287 *-----------------------------------------------------------------------
288 */
289
290#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
291
292#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
293#undef CONFIG_IDE_LED /* LED for ide not supported */
294#undef CONFIG_IDE_RESET /* reset for ide not supported */
295
296#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
297#define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
298
299#define CFG_ATA_IDE0_OFFSET 0x0000
300
301#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
302
303/* Offset for data I/O */
304#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
305
306/* Offset for normal register accesses */
307#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
308
309/* Offset for alternate registers */
310#define CFG_ATA_ALT_OFFSET 0x0100
311
312/*-----------------------------------------------------------------------
313 *
314 *-----------------------------------------------------------------------
315 *
316 */
317#define CFG_DER 0
318
319/*
320 * Init Memory Controller:
321 *
322 * BR0/1 and OR0/1 (FLASH)
323 */
324
325#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
326#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #1 */
327
328/* used to re-map FLASH both when starting from SRAM or FLASH:
329 * restrict access enough to keep SRAM working (if any)
330 * but not too much to meddle with FLASH accesses
331 */
332#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
333#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
334
335/*
336 * FLASH timing:
337 */
wdenk71f95112003-06-15 22:40:42 +0000338#define CFG_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
339 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenk71f95112003-06-15 22:40:42 +0000340
341#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
342#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
343#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
344
345#define CFG_OR1_REMAP CFG_OR0_REMAP
346#define CFG_OR1_PRELIM CFG_OR0_PRELIM
347#define CFG_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
348
349/*
350 * BR2/3 and OR2/3 (SDRAM)
351 *
352 */
353#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
354#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
355#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
356
357/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
358#define CFG_OR_TIMING_SDRAM 0x00000A00
359
360#define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM )
361#define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
362
363#ifndef CONFIG_CAN_DRIVER
364#define CFG_OR3_PRELIM CFG_OR2_PRELIM
365#define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
366#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
367#define CFG_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
368#define CFG_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
369#define CFG_OR3_CAN (CFG_CAN_OR_AM | OR_G5LA | OR_BI)
370#define CFG_BR3_CAN ((CFG_CAN_BASE & BR_BA_MSK) | \
371 BR_PS_8 | BR_MS_UPMB | BR_V )
372#endif /* CONFIG_CAN_DRIVER */
373
374/*
375 * Memory Periodic Timer Prescaler
376 *
377 * The Divider for PTA (refresh timer) configuration is based on an
378 * example SDRAM configuration (64 MBit, one bank). The adjustment to
379 * the number of chip selects (NCS) and the actually needed refresh
380 * rate is done by setting MPTPR.
381 *
382 * PTA is calculated from
383 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
384 *
385 * gclk CPU clock (not bus clock!)
386 * Trefresh Refresh cycle * 4 (four word bursts used)
387 *
388 * 4096 Rows from SDRAM example configuration
389 * 1000 factor s -> ms
390 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
391 * 4 Number of refresh cycles per period
392 * 64 Refresh cycle in ms per number of rows
393 * --------------------------------------------
394 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
395 *
396 * 50 MHz => 50.000.000 / Divider = 98
397 * 66 Mhz => 66.000.000 / Divider = 129
398 * 80 Mhz => 80.000.000 / Divider = 156
399 * 100 Mhz => 100.000.000 / Divider = 195
400 */
wdenke9132ea2004-04-24 23:23:30 +0000401
402#define CFG_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
403#define CFG_MAMR_PTA 98
wdenk71f95112003-06-15 22:40:42 +0000404
405/*
406 * For 16 MBit, refresh rates could be 31.3 us
407 * (= 64 ms / 2K = 125 / quad bursts).
408 * For a simpler initialization, 15.6 us is used instead.
409 *
410 * #define CFG_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
411 * #define CFG_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
412 */
413#define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
414#define CFG_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
415
416/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
417#define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
418#define CFG_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
419
420/*
421 * MAMR settings for SDRAM
422 */
423
424/* 8 column SDRAM */
425#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
426 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
427 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
428/* 9 column SDRAM */
429#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
430 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
431 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
432
433
434/*
435 * Internal Definitions
436 *
437 * Boot Flags
438 */
439#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
440#define BOOTFLAG_WARM 0x02 /* Software reboot */
441
442#define CONFIG_NET_MULTI
443#define CONFIG_SCC1_ENET
444#define CONFIG_FEC_ENET
445#define CONFIG_ETHPRIME "SCC ETHERNET"
446
447#endif /* __CONFIG_H */