Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 25a1b5efb36179d141996c568186148a8c30f12d / . / configs / mvebu_db-88f3720_defconfig
blob: e5284fad02adcfbd6700ef9882e96077c2b54e40 [file] [log] [blame]
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]1CONFIG_ARM=y
Adam Ford1bf33012019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]3CONFIG_ARCH_MVEBU=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00000000
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Konstantin Porotchkinc5330ae2017-02-16 13:52:22 +0200[diff] [blame]6CONFIG_TARGET_MVEBU_ARMADA_37XX=y
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x10000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_OFFSET=0x180000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=1
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xd0012000
13CONFIG_DEBUG_UART_CLOCK=25804800
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]15CONFIG_AHCI=y
Tom Rini7c8f00e2018-02-10 20:27:45 -0500[diff] [blame]16CONFIG_DISTRO_DEFAULTS=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]17# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]18CONFIG_USE_PREBOOT=y
Simon Glassf3f3eff2016-10-17 20:13:00 -0600[diff] [blame]19CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla19a97472016-10-08 14:41:44 -0400[diff] [blame]20# CONFIG_DISPLAY_CPUINFO is not set
Lokesh Vutla84351792016-10-11 21:33:46 -0400[diff] [blame]21# CONFIG_DISPLAY_BOARDINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]22CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Glassa4211922017-01-23 13:31:19 -0700[diff] [blame]23CONFIG_ARCH_EARLY_INIT_R=y
Simon Glassa5d67542017-01-23 13:31:20 -0700[diff] [blame]24CONFIG_BOARD_EARLY_INIT_F=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]25# CONFIG_CMD_FLASH is not set
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]26CONFIG_CMD_GPIO=y
27CONFIG_CMD_I2C=y
Stefan Roeseff11d622016-12-09 15:13:35 +0100[diff] [blame]28CONFIG_CMD_MMC=y
Ken Ma25db3712018-03-26 15:57:32 +0800[diff] [blame]29CONFIG_CMD_PCI=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]30CONFIG_CMD_SPI=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]31CONFIG_CMD_USB=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]32# CONFIG_CMD_SETEXPR is not set
33CONFIG_CMD_TFTPPUT=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]34CONFIG_CMD_CACHE=y
35CONFIG_CMD_TIME=y
Tom Rini2681e782017-05-01 11:41:11 -0400[diff] [blame]36CONFIG_CMD_MVEBU_BUBT=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]37CONFIG_CMD_EXT4_WRITE=y
Patrick Delaunayf18fa312017-01-27 11:00:36 +0100[diff] [blame]38CONFIG_MAC_PARTITION=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]39CONFIG_DEFAULT_DEVICE_TREE="armada-3720-db"
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Ken Ma6d7ea6d2018-05-25 15:49:27 +0800[diff] [blame]42CONFIG_AHCI_MVEBU=y
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]43CONFIG_CLK=y
44CONFIG_CLK_MVEBU=y
Stefan Roese7d19a242017-05-17 17:05:38 +0200[diff] [blame]45# CONFIG_MVEBU_GPIO is not set
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]46CONFIG_DM_I2C=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]47CONFIG_MISC=y
Stefan Roeseff11d622016-12-09 15:13:35 +0100[diff] [blame]48CONFIG_DM_MMC=y
49CONFIG_MMC_SDHCI=y
50CONFIG_MMC_SDHCI_SDMA=y
51CONFIG_MMC_SDHCI_XENON=y
Miquel Raynal888f1842019-10-03 19:50:05 +0200[diff] [blame]52CONFIG_MTD=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]53CONFIG_SF_DEFAULT_MODE=0
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]54CONFIG_SPI_FLASH_MACRONIX=y
55CONFIG_SPI_FLASH_SPANSION=y
56CONFIG_SPI_FLASH_STMICRO=y
57CONFIG_PHYLIB=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]58CONFIG_PHY_MARVELL=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]59CONFIG_PHY_GIGE=y
Ken Ma25db3712018-03-26 15:57:32 +0800[diff] [blame]60CONFIG_E1000=y
Wilson Dingf38c0982018-03-26 15:57:30 +0800[diff] [blame]61CONFIG_PCI=y
62CONFIG_DM_PCI=y
63CONFIG_PCI_AARDVARK=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]64CONFIG_MVEBU_COMPHY_SUPPORT=y
Stefan Roese7d19a242017-05-17 17:05:38 +0200[diff] [blame]65CONFIG_PINCTRL=y
66CONFIG_PINCTRL_ARMADA_37XX=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]67CONFIG_DEBUG_MVEBU_A3700_UART=y
Stefan Roese01e62c72016-05-17 15:04:16 +0200[diff] [blame]68CONFIG_DEBUG_UART_SHIFT=2
69CONFIG_DEBUG_UART_ANNOUNCE=y
70CONFIG_MVEBU_A3700_UART=y
71CONFIG_MVEBU_A3700_SPI=y
72CONFIG_USB=y
73CONFIG_DM_USB=y
74CONFIG_USB_XHCI_HCD=y
75CONFIG_USB_EHCI_HCD=y
Chris Packhamae358442017-08-28 20:50:45 +1200[diff] [blame]76CONFIG_USB_HOST_ETHER=y
Chris Packhamf58ad982017-08-28 20:50:46 +1200[diff] [blame]77CONFIG_USB_ETHER_ASIX=y
78CONFIG_USB_ETHER_MCS7830=y
79CONFIG_USB_ETHER_RTL8152=y
80CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2681e782017-05-01 11:41:11 -0400[diff] [blame]81CONFIG_SHA1=y
82CONFIG_SHA256=y