Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 228f9e0244960c9823ebcecf3bb0e4e06dc0420f / . / configs / theadorable_debug_defconfig
blob: 34b740c6f2d1e4a3bb5533b6696593765f46e125 [file] [log] [blame]
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]1CONFIG_ARM=y
Adam Ford1bf33012019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]3CONFIG_ARCH_MVEBU=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00800000
Simon Glass77d2f7f2016-09-12 23:18:41 -0600[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glasscc4288e2016-09-12 23:18:43 -0600[diff] [blame]6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Masahiro Yamada9b1b6d42016-09-19 21:40:26 +0900[diff] [blame]7CONFIG_SYS_MALLOC_F_LEN=0x2000
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]8CONFIG_TARGET_THEADORABLE=y
Simon Glasse00f76c2016-09-12 23:18:56 -0600[diff] [blame]9CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=2
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]11CONFIG_SPL=y
12CONFIG_DEBUG_UART_BASE=0xd0012000
13CONFIG_DEBUG_UART_CLOCK=250000000
Simon Glasse404ade2016-09-12 23:18:57 -0600[diff] [blame]14CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassf35ed9e2016-09-12 23:18:58 -0600[diff] [blame]15CONFIG_SPL_SPI_SUPPORT=y
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]16CONFIG_DEBUG_UART=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]17CONFIG_SPL_TEXT_BASE=0x40004030
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]19CONFIG_FIT=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]20CONFIG_BOOTDELAY=3
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]21CONFIG_USE_PREBOOT=y
Simon Glassef26d602016-10-17 20:12:37 -0600[diff] [blame]22# CONFIG_CONSOLE_MUX is not set
Simon Glassf3f3eff2016-10-17 20:13:00 -0600[diff] [blame]23CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla84351792016-10-11 21:33:46 -0400[diff] [blame]24# CONFIG_DISPLAY_BOARDINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]25CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]26CONFIG_SPL_I2C_SUPPORT=y
Marek Vasut55500432018-04-07 16:05:27 +0200[diff] [blame]27CONFIG_SPL_SPI_LOAD=y
Hannes Schmelzer1ee774d2019-08-22 15:41:46 +0200[diff] [blame]28CONFIG_SYS_SPI_U_BOOT_OFFS=0x1a000
Tom Riniadad96e2016-04-21 21:37:19 -0400[diff] [blame]29CONFIG_HUSH_PARSER=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_BOOTZ=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]31# CONFIG_CMD_FLASH is not set
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]32CONFIG_CMD_GPIO=y
33CONFIG_CMD_I2C=y
34CONFIG_CMD_PCI=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]35CONFIG_CMD_SF=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]36CONFIG_CMD_SPI=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]37CONFIG_CMD_USB=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]38CONFIG_CMD_DHCP=y
Tom Rini34b37222018-04-17 09:22:31 -0400[diff] [blame]39CONFIG_CMD_TFTPPUT=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]40CONFIG_CMD_MII=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]41CONFIG_CMD_PING=y
Simon Glass0f710252017-04-26 22:27:55 -0600[diff] [blame]42CONFIG_CMD_BMP=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]43CONFIG_CMD_CACHE=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]44CONFIG_CMD_TIME=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]45CONFIG_CMD_EXT2=y
46CONFIG_CMD_EXT4=y
47CONFIG_CMD_FAT=y
48CONFIG_CMD_FS_GENERIC=y
Patrick Delaunaybd42a942017-01-27 11:00:41 +0100[diff] [blame]49CONFIG_EFI_PARTITION=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]50# CONFIG_PARTITION_UUIDS is not set
51# CONFIG_SPL_PARTITION_UUIDS is not set
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]52CONFIG_DEFAULT_DEVICE_TREE="armada-xp-theadorable"
Patrick Delaunayabe66b12019-02-27 15:20:38 +0100[diff] [blame]53CONFIG_USE_ENV_SPI_MAX_HZ=y
54CONFIG_ENV_SPI_MAX_HZ=50000000
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]55CONFIG_NET_RANDOM_ETHADDR=y
56CONFIG_SPL_OF_TRANSLATE=y
Tuomas Tynkkynenad0ac542017-12-08 15:36:16 +0200[diff] [blame]57CONFIG_SATA_MV=y
Stefan Roesede9c7752019-03-11 13:29:21 +0100[diff] [blame]58CONFIG_BLK=y
Lukasz Majewskid1ec9462018-02-09 23:50:57 +0100[diff] [blame]59CONFIG_BOOTCOUNT_LIMIT=y
Alex Kiernanff5410d2018-02-16 15:50:42 +0000[diff] [blame]60CONFIG_BOOTCOUNT_RAM=y
Tien Fong Cheec2caaee2017-07-26 13:05:39 +0800[diff] [blame]61CONFIG_FPGA_ALTERA=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]62CONFIG_DM_GPIO=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]63# CONFIG_MMC is not set
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]64CONFIG_SPI_FLASH=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]65CONFIG_SF_DEFAULT_SPEED=27777777
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]66CONFIG_SPI_FLASH_MACRONIX=y
67CONFIG_SPI_FLASH_STMICRO=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]68CONFIG_PHY_MARVELL=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]69CONFIG_PHY_GIGE=y
Chris Packham7654f622017-08-21 20:17:03 +1200[diff] [blame]70CONFIG_MVNETA=y
Adam Fordd7869b212018-07-20 23:03:57 -0500[diff] [blame]71CONFIG_MII=y
Tom Riniaf273822016-10-26 17:15:37 -0400[diff] [blame]72CONFIG_PCI=y
Stefan Roese94f453e2019-01-25 11:52:43 +0100[diff] [blame]73CONFIG_DM_PCI_COMPAT=y
74CONFIG_PCI_MVEBU=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]75CONFIG_DEBUG_UART_SHIFT=2
76CONFIG_SYS_NS16550=y
Tuomas Tynkkynen4a942f42018-02-07 02:42:22 +0200[diff] [blame]77CONFIG_KIRKWOOD_SPI=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]78CONFIG_USB=y
79CONFIG_DM_USB=y
80CONFIG_USB_EHCI_HCD=y
81CONFIG_USB_STORAGE=y
Stefan Roese6d9a98c2019-01-30 08:54:11 +0100[diff] [blame]82CONFIG_DM_VIDEO=y
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]83CONFIG_VIDEO_MVEBU=y