blob: 320763fd8cf1edcc2a00fd5081a20bee09956204 [file] [log] [blame]
Donghwa Lee283591f2012-04-05 19:36:10 +00001/*
2 * (C) Copyright 2012 Samsung Electronics
3 * Donghwa Lee <dh09.lee@samsung.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Donghwa Lee283591f2012-04-05 19:36:10 +00006 */
7
8#ifndef __ASM_ARM_ARCH_SYSTEM_H_
9#define __ASM_ARM_ARCH_SYSTEM_H_
10
11#ifndef __ASSEMBLY__
12struct exynos4_sysreg {
13 unsigned char res1[0x210];
14 unsigned int display_ctrl;
15 unsigned int display_ctrl2;
16 unsigned int camera_control;
17 unsigned int audio_endian;
18 unsigned int jtag_con;
19};
20
21struct exynos5_sysreg {
22 unsigned char res1[0x214];
23 unsigned int disp1blk_cfg;
24 unsigned int disp2blk_cfg;
25 unsigned int hdcp_e_fuse;
26 unsigned int gsclblk_cfg0;
27 unsigned int gsclblk_cfg1;
28 unsigned int reserved;
29 unsigned int ispblk_cfg;
30 unsigned int usb20phy_cfg;
Rajeshwari Shinde775b6f72012-05-14 05:52:00 +000031 unsigned char res2[0x29c];
Donghwa Lee283591f2012-04-05 19:36:10 +000032 unsigned int mipi_dphy;
33 unsigned int dptx_dphy;
34 unsigned int phyclk_sel;
35};
36#endif
37
Rajeshwari Shinde71045da2012-05-14 05:52:02 +000038#define USB20_PHY_CFG_HOST_LINK_EN (1 << 0)
39
40void set_usbhost_mode(unsigned int mode);
Donghwa Lee283591f2012-04-05 19:36:10 +000041void set_system_display_ctrl(void);
Ajay Kumarf0017172014-09-05 16:53:30 +053042int exynos_lcd_early_init(const void *blob);
Donghwa Lee283591f2012-04-05 19:36:10 +000043
Ajay Kumara99cea02014-09-05 16:53:36 +053044/* Initialize the Parade dP<->LVDS bridge if present */
45int parade_init(const void *blob);
46
Donghwa Lee283591f2012-04-05 19:36:10 +000047#endif /* _EXYNOS4_SYSTEM_H */