blob: f02575ac04cfe8ffb416a75bfcc21f43afd67309 [file] [log] [blame]
Rob Herring37fc0ed2011-10-24 08:50:20 +00001/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Rob Herring37fc0ed2011-10-24 08:50:20 +00005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Rob Herringac9ae132014-04-10 16:17:30 -050010#include <config_distro_defaults.h>
11
Rob Herring185a5bb2013-06-12 22:24:47 -050012#define CONFIG_SYS_DCACHE_OFF
Rob Herring185a5bb2013-06-12 22:24:47 -050013#define CONFIG_SYS_THUMB_BUILD
Rob Herring37fc0ed2011-10-24 08:50:20 +000014
15#define CONFIG_SYS_NO_FLASH
Rob Herring37fc0ed2011-10-24 08:50:20 +000016
Rob Herring76c39992013-06-12 22:24:52 -050017#define CONFIG_OF_BOARD_SETUP
Rob Herring37fc0ed2011-10-24 08:50:20 +000018#define CONFIG_FIT
19#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
20
Rob Herring9df1bd42013-10-04 10:22:43 -050021#define CONFIG_SYS_TIMER_RATE (150000000/256)
22#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
23#define CONFIG_SYS_TIMER_COUNTS_DOWN
24
Rob Herring37fc0ed2011-10-24 08:50:20 +000025/*
26 * Size of malloc() pool
27 */
28#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
29
30#define CONFIG_PL011_SERIAL
31#define CONFIG_PL011_CLOCK 150000000
32#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
33#define CONFIG_CONS_INDEX 0
34
Rob Herring185a5bb2013-06-12 22:24:47 -050035#define CONFIG_BAUDRATE 115200
Rob Herring37fc0ed2011-10-24 08:50:20 +000036
Rob Herring877012d2012-02-01 16:57:54 +000037#define CONFIG_BOOTCOUNT_LIMIT
Stefan Roese0044c422012-08-16 17:55:41 +000038#define CONFIG_SYS_BOOTCOUNT_SINGLEWORD
39#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
Rob Herring877012d2012-02-01 16:57:54 +000040#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
41
Rob Herring37fc0ed2011-10-24 08:50:20 +000042#define CONFIG_MISC_INIT_R
Rob Herring344ca0b2013-08-24 10:10:54 -050043#define CONFIG_LIBATA
Rob Herring37fc0ed2011-10-24 08:50:20 +000044#define CONFIG_SCSI_AHCI
45#define CONFIG_SCSI_AHCI_PLAT
46#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
47#define CONFIG_SYS_SCSI_MAX_LUN 1
48#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
49 CONFIG_SYS_SCSI_MAX_LUN)
50
Rob Herring9a420982011-12-15 11:15:50 +000051#define CONFIG_CALXEDA_XGMAC
52
Rob Herring37fc0ed2011-10-24 08:50:20 +000053/*
54 * Command line configuration.
55 */
Rob Herring37fc0ed2011-10-24 08:50:20 +000056#define CONFIG_CMD_SCSI
Rob Herring37fc0ed2011-10-24 08:50:20 +000057
Rob Herringe1df2832013-06-12 22:24:51 -050058#define CONFIG_BOOT_RETRY_TIME -1
59#define CONFIG_RESET_TO_RETRY
Stefan Roesed126e012015-05-18 14:08:23 +020060
Rob Herring37fc0ed2011-10-24 08:50:20 +000061/*
62 * Miscellaneous configurable options
63 */
Rob Herring185a5bb2013-06-12 22:24:47 -050064#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Rob Herring37fc0ed2011-10-24 08:50:20 +000065#define CONFIG_SYS_MAXARGS 16 /* max number of cmd args */
66#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Rob Herring37fc0ed2011-10-24 08:50:20 +000067/* Print Buffer Size */
68#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
69 sizeof(CONFIG_SYS_PROMPT)+16)
70
71#define CONFIG_SYS_LOAD_ADDR 0x800000
Rob Herring185a5bb2013-06-12 22:24:47 -050072#define CONFIG_SYS_64BIT_LBA
73
Rob Herring37fc0ed2011-10-24 08:50:20 +000074
Rob Herring37fc0ed2011-10-24 08:50:20 +000075/*-----------------------------------------------------------------------
Rob Herring37fc0ed2011-10-24 08:50:20 +000076 * Physical Memory Map
Rob Herring32b4a8a2015-06-21 00:29:55 +010077 * The DRAM is already setup, so do not touch the DT node later.
Rob Herring37fc0ed2011-10-24 08:50:20 +000078 */
Rob Herring32b4a8a2015-06-21 00:29:55 +010079#define CONFIG_NR_DRAM_BANKS 0
Rob Herring37fc0ed2011-10-24 08:50:20 +000080#define PHYS_SDRAM_1_SIZE (4089 << 20)
81#define CONFIG_SYS_MEMTEST_START 0x100000
82#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
83
Jason Hobbsa34e8542012-02-01 16:57:56 +000084/* Environment data setup
85*/
86#define CONFIG_ENV_IS_IN_NVRAM
87#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
88#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
89#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
90#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
Rob Herring37fc0ed2011-10-24 08:50:20 +000091
92#define CONFIG_SYS_SDRAM_BASE 0x00000000
Rob Herring7b816492012-02-01 16:57:53 +000093#define CONFIG_SYS_TEXT_BASE 0x00008000
Rob Herring37fc0ed2011-10-24 08:50:20 +000094#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
95#define CONFIG_SKIP_LOWLEVEL_INIT
96
97#endif