stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 1 | /* |
| 2 | * (C) Copyright 2004 |
| 3 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com |
| 4 | * |
| 5 | * See file CREDITS for list of people who contributed to this |
| 6 | * project. |
| 7 | * |
| 8 | * This program is free software; you can redistribute it and/or |
| 9 | * modify it under the terms of the GNU General Public License as |
| 10 | * published by the Free Software Foundation; either version 2 of |
| 11 | * the License, or (at your option) any later version. |
| 12 | * |
| 13 | * This program is distributed in the hope that it will be useful, |
| 14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 16 | * GNU General Public License for more details. |
| 17 | * |
| 18 | * You should have received a copy of the GNU General Public License |
| 19 | * along with this program; if not, write to the Free Software |
| 20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| 21 | * MA 02111-1307 USA |
| 22 | */ |
| 23 | |
| 24 | /* |
| 25 | * board/config.h - configuration options, board specific |
| 26 | */ |
| 27 | |
| 28 | #ifndef __CONFIG_H |
| 29 | #define __CONFIG_H |
| 30 | |
| 31 | /* |
| 32 | * High Level Configuration Options |
| 33 | * (easy to change) |
| 34 | */ |
| 35 | |
| 36 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ |
| 37 | #define CONFIG_4xx 1 /* ...member of PPC4xx family */ |
| 38 | #define CONFIG_G2000 1 /* ...on a PLU405 board */ |
| 39 | |
| 40 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ |
| 41 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ |
| 42 | |
| 43 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ |
| 44 | |
| 45 | #if 0 /* test-only */ |
| 46 | #define CONFIG_BAUDRATE 115200 |
| 47 | #else |
| 48 | #define CONFIG_BAUDRATE 9600 |
| 49 | #endif |
| 50 | |
| 51 | #define CONFIG_PREBOOT |
| 52 | |
| 53 | #undef CONFIG_BOOTARGS |
| 54 | |
| 55 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
| 56 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
Wolfgang Denk | fe126d8 | 2005-11-20 21:40:11 +0100 | [diff] [blame] | 57 | "nfsroot=${serverip}:${rootpath}\0" \ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 58 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
Wolfgang Denk | fe126d8 | 2005-11-20 21:40:11 +0100 | [diff] [blame] | 59 | "addip=setenv bootargs ${bootargs} " \ |
| 60 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ |
| 61 | ":${hostname}:${netdev}:off\0" \ |
| 62 | "addmisc=setenv bootargs ${bootargs} " \ |
| 63 | "console=ttyS0,${baudrate} " \ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 64 | "panic=1\0" \ |
| 65 | "flash_nfs=run nfsargs addip addmisc;" \ |
Wolfgang Denk | fe126d8 | 2005-11-20 21:40:11 +0100 | [diff] [blame] | 66 | "bootm ${kernel_addr}\0" \ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 67 | "flash_self=run ramargs addip addmisc;" \ |
Wolfgang Denk | fe126d8 | 2005-11-20 21:40:11 +0100 | [diff] [blame] | 68 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
| 69 | "net_nfs=tftp 200000 ${bootfile};" \ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 70 | "run nfsargs addip addmisc;bootm\0" \ |
| 71 | "rootpath=/opt/eldk/ppc_4xx\0" \ |
| 72 | "bootfile=/tftpboot/g2000/pImage\0" \ |
| 73 | "kernel_addr=ff800000\0" \ |
| 74 | "ramdisk_addr=ff900000\0" \ |
| 75 | "pciconfighost=yes\0" \ |
| 76 | "" |
| 77 | #define CONFIG_BOOTCOMMAND "run net_nfs" |
| 78 | |
| 79 | #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
| 80 | |
| 81 | #define CONFIG_NET_MULTI 1 |
| 82 | |
| 83 | #define CONFIG_MII 1 /* MII PHY management */ |
| 84 | #define CONFIG_PHY_ADDR 0 /* PHY address */ |
| 85 | #define CONFIG_PHY1_ADDR 1 /* PHY address */ |
| 86 | |
| 87 | #if 0 /* test-only */ |
| 88 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ |
| 89 | #endif |
| 90 | |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 91 | |
Jon Loeliger | 60a0876 | 2007-07-07 21:04:26 -0500 | [diff] [blame] | 92 | /* |
Jon Loeliger | 1179943 | 2007-07-10 09:02:57 -0500 | [diff] [blame] | 93 | * BOOTP options |
| 94 | */ |
| 95 | #define CONFIG_BOOTP_BOOTFILESIZE |
| 96 | #define CONFIG_BOOTP_BOOTPATH |
| 97 | #define CONFIG_BOOTP_GATEWAY |
| 98 | #define CONFIG_BOOTP_HOSTNAME |
| 99 | |
| 100 | |
| 101 | /* |
Jon Loeliger | 60a0876 | 2007-07-07 21:04:26 -0500 | [diff] [blame] | 102 | * Command line configuration. |
| 103 | */ |
| 104 | #include <config_cmd_default.h> |
| 105 | |
| 106 | #define CONFIG_CMD_DHCP |
| 107 | #define CONFIG_CMD_PCI |
| 108 | #define CONFIG_CMD_IRQ |
| 109 | #define CONFIG_CMD_ELF |
| 110 | #define CONFIG_CMD_DATE |
| 111 | #define CONFIG_CMD_I2C |
| 112 | #define CONFIG_CMD_MII |
| 113 | #define CONFIG_CMD_PING |
| 114 | #define CONFIG_CMD_BSP |
| 115 | #define CONFIG_CMD_EEPROM |
| 116 | |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 117 | |
| 118 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
| 119 | |
| 120 | #if 0 /* test-only */ |
| 121 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ |
| 122 | #endif |
| 123 | |
| 124 | /* |
| 125 | * Miscellaneous configurable options |
| 126 | */ |
| 127 | #define CFG_LONGHELP /* undef to save memory */ |
| 128 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ |
| 129 | |
| 130 | #undef CFG_HUSH_PARSER /* use "hush" command parser */ |
| 131 | #ifdef CFG_HUSH_PARSER |
| 132 | #define CFG_PROMPT_HUSH_PS2 "> " |
| 133 | #endif |
| 134 | |
Jon Loeliger | 60a0876 | 2007-07-07 21:04:26 -0500 | [diff] [blame] | 135 | #if defined(CONFIG_CMD_KGDB) |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 136 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
| 137 | #else |
| 138 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
| 139 | #endif |
| 140 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
| 141 | #define CFG_MAXARGS 16 /* max number of command args */ |
| 142 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
| 143 | |
| 144 | #define CFG_DEVICE_NULLDEV 1 /* include nulldev device */ |
| 145 | |
| 146 | #define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
| 147 | |
| 148 | #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */ |
| 149 | |
| 150 | #define CFG_MEMTEST_START 0x0400000 /* memtest works on */ |
| 151 | #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ |
| 152 | |
| 153 | #undef CFG_EXT_SERIAL_CLOCK /* no external serial clock used */ |
| 154 | #define CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */ |
| 155 | #define CFG_BASE_BAUD 691200 |
| 156 | #undef CONFIG_UART1_CONSOLE /* define for uart1 as console */ |
| 157 | |
| 158 | /* The following table includes the supported baudrates */ |
| 159 | #define CFG_BAUDRATE_TABLE \ |
| 160 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
| 161 | 57600, 115200, 230400, 460800, 921600 } |
| 162 | |
| 163 | #define CFG_LOAD_ADDR 0x100000 /* default load address */ |
| 164 | #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */ |
| 165 | |
| 166 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ |
| 167 | |
| 168 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ |
| 169 | #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */ |
| 170 | |
| 171 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
| 172 | |
| 173 | #define CFG_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
| 174 | |
| 175 | /*----------------------------------------------------------------------------*/ |
| 176 | /* adding Ethernet setting: FTS OUI 00:11:0B */ |
| 177 | /*----------------------------------------------------------------------------*/ |
| 178 | #define CONFIG_ETHADDR 00:11:0B:00:00:01 |
wdenk | e2ffd59 | 2004-12-31 09:32:47 +0000 | [diff] [blame] | 179 | #define CONFIG_HAS_ETH1 |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 180 | #define CONFIG_ETH1ADDR 00:11:0B:00:00:02 |
| 181 | #define CONFIG_IPADDR 10.48.8.178 |
| 182 | #define CONFIG_IP1ADDR 10.48.8.188 |
| 183 | #define CONFIG_NETMASK 255.255.255.128 |
| 184 | #define CONFIG_SERVERIP 10.48.8.138 |
| 185 | |
| 186 | /*----------------------------------------------------------------------- |
| 187 | * RTC stuff |
| 188 | *----------------------------------------------------------------------- |
| 189 | */ |
| 190 | #define CONFIG_RTC_DS1337 |
| 191 | #define CFG_I2C_RTC_ADDR 0x68 |
| 192 | |
| 193 | #if 0 /* test-only */ |
| 194 | /*----------------------------------------------------------------------- |
| 195 | * NAND-FLASH stuff |
| 196 | *----------------------------------------------------------------------- |
| 197 | */ |
| 198 | #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
| 199 | #define SECTORSIZE 512 |
| 200 | |
| 201 | #define ADDR_COLUMN 1 |
| 202 | #define ADDR_PAGE 2 |
| 203 | #define ADDR_COLUMN_PAGE 3 |
| 204 | |
| 205 | #define NAND_ChipID_UNKNOWN 0x00 |
| 206 | #define NAND_MAX_FLOORS 1 |
| 207 | #define NAND_MAX_CHIPS 1 |
| 208 | |
| 209 | #define CFG_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */ |
| 210 | #define CFG_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */ |
| 211 | #define CFG_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */ |
| 212 | #define CFG_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */ |
| 213 | |
| 214 | #define NAND_DISABLE_CE(nand) do { out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND_CE);} while(0) |
| 215 | #define NAND_ENABLE_CE(nand) do { out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND_CE);} while(0) |
| 216 | #define NAND_CTL_CLRALE(nandptr) do { out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND_ALE);} while(0) |
| 217 | #define NAND_CTL_SETALE(nandptr) do { out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND_ALE);} while(0) |
| 218 | #define NAND_CTL_CLRCLE(nandptr) do { out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND_CLE);} while(0) |
| 219 | #define NAND_CTL_SETCLE(nandptr) do { out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND_CLE);} while(0) |
| 220 | #define NAND_WAIT_READY(nand) while (!(in32(GPIO0_IR) & CFG_NAND_RDY)) |
| 221 | |
| 222 | #define WRITE_NAND_COMMAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0) |
| 223 | #define WRITE_NAND_ADDRESS(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0) |
| 224 | #define WRITE_NAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)d; } while(0) |
| 225 | #define READ_NAND(adr) ((volatile unsigned char)(*(volatile __u8 *)(unsigned long)adr)) |
| 226 | #endif |
| 227 | |
| 228 | /*----------------------------------------------------------------------- |
| 229 | * PCI stuff |
| 230 | *----------------------------------------------------------------------- |
| 231 | */ |
| 232 | #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ |
| 233 | #define PCI_HOST_FORCE 1 /* configure as pci host */ |
| 234 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ |
| 235 | |
| 236 | #define CONFIG_PCI /* include pci support */ |
| 237 | #define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */ |
| 238 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
| 239 | /* resource configuration */ |
| 240 | |
| 241 | #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ |
| 242 | |
| 243 | #define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/ |
| 244 | |
| 245 | #define CFG_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ |
| 246 | #define CFG_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ |
| 247 | #define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ |
| 248 | #define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */ |
| 249 | #define CFG_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */ |
| 250 | #define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ |
| 251 | #define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */ |
| 252 | #define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ |
| 253 | #define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ |
| 254 | |
| 255 | /* |
| 256 | * For booting Linux, the board info and command line data |
| 257 | * have to be in the first 8 MB of memory, since this is |
| 258 | * the maximum mapped by the Linux kernel during initialization. |
| 259 | */ |
| 260 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
| 261 | |
| 262 | /*----------------------------------------------------------------------- |
| 263 | * FLASH organization |
| 264 | */ |
| 265 | #if 0 /* APC405 */ |
| 266 | #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ |
| 267 | #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ |
| 268 | #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */ |
| 269 | #undef CFG_FLASH_PROTECTION /* don't use hardware protection */ |
| 270 | #define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
| 271 | #define CFG_FLASH_BASE 0xFE000000 /* test-only...*/ |
| 272 | #define CFG_FLASH_INCREMENT 0x01000000 /* test-only */ |
| 273 | #else /* G2000 */ |
| 274 | #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ |
| 275 | #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ |
| 276 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
| 277 | #undef CFG_FLASH_PROTECTION /* don't use hardware protection */ |
| 278 | #define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
| 279 | #define CFG_FLASH_BASE 0xFF800000 /* test-only...*/ |
| 280 | #define CFG_FLASH_INCREMENT 0x01000000 /* test-only */ |
| 281 | #endif |
| 282 | |
| 283 | #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
| 284 | |
| 285 | #define CFG_JFFS2_FIRST_BANK 0 /* use for JFFS2 */ |
| 286 | #define CFG_JFFS2_NUM_BANKS 1 /* ! second bank contains u-boot */ |
| 287 | |
| 288 | /*----------------------------------------------------------------------- |
| 289 | * Start addresses for the final memory configuration |
| 290 | * (Set up by the startup code) |
| 291 | * Please note that CFG_SDRAM_BASE _must_ start at 0 |
| 292 | */ |
| 293 | #define CFG_SDRAM_BASE 0x00000000 |
| 294 | #define CFG_MONITOR_BASE 0xFFFC0000 |
| 295 | #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ |
| 296 | #define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */ |
| 297 | |
| 298 | /*----------------------------------------------------------------------- |
| 299 | * Environment Variable setup |
| 300 | */ |
| 301 | #if 1 /* test-only */ |
Jean-Christophe PLAGNIOL-VILLARD | bb1f8b4 | 2008-09-05 09:19:30 +0200 | [diff] [blame] | 302 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
Jean-Christophe PLAGNIOL-VILLARD | 0e8d158 | 2008-09-10 22:48:06 +0200 | [diff] [blame] | 303 | #define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */ |
| 304 | #define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 305 | /* total size of a CAT24WC16 is 2048 bytes */ |
| 306 | |
| 307 | #else /* DEFAULT: environment in flash, using redundand flash sectors */ |
| 308 | |
Jean-Christophe PLAGNIOL-VILLARD | 5a1aceb | 2008-09-10 22:48:04 +0200 | [diff] [blame] | 309 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
Jean-Christophe PLAGNIOL-VILLARD | 0e8d158 | 2008-09-10 22:48:06 +0200 | [diff] [blame] | 310 | #define CONFIG_ENV_ADDR 0xFFFA0000 /* environment starts before u-boot */ |
| 311 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128k bytes may be used for env vars*/ |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 312 | |
| 313 | #endif |
| 314 | |
| 315 | /*----------------------------------------------------------------------- |
| 316 | * I2C EEPROM (CAT24WC16) for environment |
| 317 | */ |
| 318 | #define CONFIG_HARD_I2C /* I2c with hardware support */ |
| 319 | #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ |
| 320 | #define CFG_I2C_SLAVE 0x7F |
| 321 | |
| 322 | #define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT24WC08 */ |
| 323 | /* CAT24WC08/16... */ |
| 324 | #define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ |
| 325 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
| 326 | #define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
| 327 | #define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ |
| 328 | /* 16 byte page write mode using*/ |
| 329 | /* last 4 bits of the address */ |
| 330 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
| 331 | #define CFG_EEPROM_PAGE_WRITE_ENABLE |
| 332 | |
| 333 | /*----------------------------------------------------------------------- |
stroese | a20b27a | 2004-12-16 18:05:42 +0000 | [diff] [blame] | 334 | * External Bus Controller (EBC) Setup |
| 335 | */ |
| 336 | |
| 337 | /* Memory Bank 0 (Intel Strata Flash) initialization */ |
| 338 | #define CFG_EBC_PB0AP 0x92015480 |
| 339 | #define CFG_EBC_PB0CR 0xFF87A000 /* BAS=0xFF8,BS=08MB,BU=R/W,BW=16bit*/ |
| 340 | |
| 341 | /* Memory Bank 1 ( Power TAU) initialization */ |
| 342 | /* #define CFG_EBC_PB1AP 0x04041000 */ |
| 343 | /* #define CFG_EBC_PB1CR 0xF0018000 */ /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ |
| 344 | #define CFG_EBC_PB1AP 0x00000000 |
| 345 | #define CFG_EBC_PB1CR 0x00000000 |
| 346 | |
| 347 | /* Memory Bank 2 (Intel Flash) initialization */ |
| 348 | #define CFG_EBC_PB2AP 0x00000000 |
| 349 | #define CFG_EBC_PB2CR 0x00000000 |
| 350 | |
| 351 | /* Memory Bank 3 (NAND) initialization */ |
| 352 | #define CFG_EBC_PB3AP 0x92015480 |
| 353 | #define CFG_EBC_PB3CR 0xF40B8000 /*addr 0xF40, BS=32M,BU=R/W, BW=8bit */ |
| 354 | |
| 355 | /* Memory Bank 4 (FPGA regs) initialization */ |
| 356 | #define CFG_EBC_PB4AP 0x00000000 |
| 357 | #define CFG_EBC_PB4CR 0x00000000 /* leave it blank */ |
| 358 | |
| 359 | #define CFG_NAND_BASE 0xF4000000 |
| 360 | |
| 361 | /*----------------------------------------------------------------------- |
| 362 | * Definitions for initial stack pointer and data area (in data cache) |
| 363 | */ |
| 364 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ |
| 365 | #define CFG_TEMP_STACK_OCM 1 |
| 366 | |
| 367 | /* On Chip Memory location */ |
| 368 | #define CFG_OCM_DATA_ADDR 0xF8000000 |
| 369 | #define CFG_OCM_DATA_SIZE 0x1000 |
| 370 | #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */ |
| 371 | #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */ |
| 372 | |
| 373 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
| 374 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
| 375 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
| 376 | |
| 377 | /*----------------------------------------------------------------------- |
| 378 | * Definitions for GPIO setup (PPC405EP specific) |
| 379 | * |
| 380 | * GPIO0[0] - External Bus Controller BLAST output |
| 381 | * GPIO0[1-9] - Instruction trace outputs |
| 382 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs |
| 383 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs |
| 384 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs |
| 385 | * GPIO0[24-27] - UART0 control signal inputs/outputs |
| 386 | * GPIO0[28-29] - UART1 data signal input/output |
| 387 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs |
| 388 | * |
| 389 | * following GPIO setting changed for G20000, 080304 |
| 390 | */ |
| 391 | #define CFG_GPIO0_OSRH 0x40005555 |
| 392 | #define CFG_GPIO0_OSRL 0x40000110 |
| 393 | #define CFG_GPIO0_ISR1H 0x00000000 |
| 394 | #define CFG_GPIO0_ISR1L 0x15555445 |
| 395 | #define CFG_GPIO0_TSRH 0x00000000 |
| 396 | #define CFG_GPIO0_TSRL 0x00000000 |
| 397 | #define CFG_GPIO0_TCR 0xF7FF8014 |
| 398 | |
| 399 | /* |
| 400 | * Internal Definitions |
| 401 | * |
| 402 | * Boot Flags |
| 403 | */ |
| 404 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ |
| 405 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
| 406 | |
| 407 | /* |
| 408 | * Default speed selection (cpu_plb_opb_ebc) in mhz. |
| 409 | * This value will be set if iic boot eprom is disabled. |
| 410 | */ |
| 411 | #if 1 |
| 412 | #define PLLMR0_DEFAULT PLLMR0_266_66_33_33 |
| 413 | #define PLLMR1_DEFAULT PLLMR1_266_66_33_33 |
| 414 | #endif |
| 415 | #if 0 |
| 416 | #define PLLMR0_DEFAULT PLLMR0_266_133_66_33 |
| 417 | #define PLLMR1_DEFAULT PLLMR1_266_133_66_33 |
| 418 | #endif |
| 419 | #if 0 |
| 420 | #define PLLMR0_DEFAULT PLLMR0_200_100_50_33 |
| 421 | #define PLLMR1_DEFAULT PLLMR1_200_100_50_33 |
| 422 | #endif |
| 423 | #if 0 |
| 424 | #define PLLMR0_DEFAULT PLLMR0_133_66_66_33 |
| 425 | #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 |
| 426 | #endif |
| 427 | |
| 428 | #endif /* __CONFIG_H */ |