Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 0e6432e19f9c812b4986ca7fd8e6db9fd2c199d3 / . / configs / ds414_defconfig
blob: 25e5be3ba7d518590acc3e62bc96581855ea5ae9 [file] [log] [blame]
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]1CONFIG_ARM=y
Adam Ford1bf33012019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]3CONFIG_SYS_THUMB_BUILD=y
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]4CONFIG_ARCH_MVEBU=y
Tom Rini97744622021-08-30 09:16:30 -0400[diff] [blame]5CONFIG_SUPPORT_PASSING_ATAGS=y
6CONFIG_CMDLINE_TAG=y
7CONFIG_INITRD_TAG=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]8CONFIG_TEXT_BASE=0x00800000
Simon Glass77d2f7f2016-09-12 23:18:41 -0600[diff] [blame]9CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glasscc4288e2016-09-12 23:18:43 -0600[diff] [blame]10CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=2
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
13CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]14CONFIG_TARGET_DS414=y
Tom Rini5b527c52021-08-21 13:50:13 -0400[diff] [blame]15CONFIG_DDR_32BIT=y
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]16CONFIG_ENV_SIZE=0x10000
17CONFIG_ENV_OFFSET=0x7E0000
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]18CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]19CONFIG_DEFAULT_DEVICE_TREE="armada-xp-synology-ds414"
Simon Glass2a736062021-08-08 12:20:12 -0600[diff] [blame]20CONFIG_SPL_SERIAL=y
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]21CONFIG_SPL_STACK=0x4002c000
Tom Rini867e16a2024-11-12 13:45:12 -0600[diff] [blame]22CONFIG_SPL_TEXT_BASE=0x40004030
Tom Rini18e791c2024-04-22 17:24:09 -0600[diff] [blame]23CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
24CONFIG_SPL_BSS_START_ADDR=0x40020000
25CONFIG_SPL_BSS_MAX_SIZE=0x4000
Tom Rinid8927022024-10-08 09:18:32 -0600[diff] [blame]26CONFIG_SYS_LOAD_ADDR=0x800000
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]27CONFIG_SPL=y
Pali Rohár5be17282022-05-09 20:17:07 +0200[diff] [blame]28CONFIG_DEBUG_UART_BASE=0xf1012000
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]29CONFIG_DEBUG_UART_CLOCK=250000000
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]30CONFIG_IDENT_STRING="\nSynology DS214+/DS414 2/4-Bay Diskstation"
Tom Rinic960c0f2023-05-01 11:50:26 -0400[diff] [blame]31CONFIG_PCI=y
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]32CONFIG_DEBUG_UART=y
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]33CONFIG_BOOTSTD_FULL=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]34CONFIG_BOOTDELAY=3
Sam Protsenko5abc1a42017-08-14 20:22:17 +0300[diff] [blame]35CONFIG_USE_BOOTARGS=y
Lokesh Vutla84351792016-10-11 21:33:46 -0400[diff] [blame]36# CONFIG_DISPLAY_BOARDINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]37CONFIG_DISPLAY_BOARDINFO_LATE=y
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]38CONFIG_BOARD_LATE_INIT=y
Phil Suttera7701592021-03-05 21:05:11 +0100[diff] [blame]39CONFIG_MISC_INIT_R=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]40CONFIG_SPL_MAX_SIZE=0x1bfd0
Tom Rini66bda092022-05-20 12:36:05 -0400[diff] [blame]41CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rinif113d7d2022-05-26 13:13:21 -0400[diff] [blame]42# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass975e7cf2021-07-10 21:14:36 -0600[diff] [blame]43CONFIG_SPL_I2C=y
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]44CONFIG_SYS_PROMPT="DS414> "
Tom Rinicf493582022-05-11 16:21:06 -0400[diff] [blame]45CONFIG_SYS_MAXARGS=32
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]46CONFIG_CMD_I2C=y
47CONFIG_CMD_PCI=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]48CONFIG_CMD_SPI=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]49CONFIG_CMD_USB=y
Tom Rini34b37222018-04-17 09:22:31 -0400[diff] [blame]50CONFIG_CMD_TFTPPUT=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]51CONFIG_CMD_TIME=y
Simon Glassb8682a72017-05-17 03:25:37 -0600[diff] [blame]52CONFIG_CMD_JFFS2=y
Tom Rinicbabe7f2018-11-13 19:54:45 -0500[diff] [blame]53CONFIG_CMD_MTDPARTS=y
Heiko Schocher8f2fe0c2016-09-21 07:58:19 +0200[diff] [blame]54CONFIG_CMD_UBI=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]55CONFIG_ENV_OVERWRITE=y
Patrick Delaunayabe66b12019-02-27 15:20:38 +0100[diff] [blame]56CONFIG_ENV_SPI_MAX_HZ=50000000
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]57CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini5d4e8632022-03-11 09:12:01 -0500[diff] [blame]58CONFIG_ARP_TIMEOUT=200
Tom Rini01d1b992022-03-11 09:12:02 -0500[diff] [blame]59CONFIG_NET_RETRY_COUNT=50
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]60CONFIG_NET_RANDOM_ETHADDR=y
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]61CONFIG_SPL_OF_TRANSLATE=y
Tony Dinh51d4eb82024-07-07 21:39:03 -0700[diff] [blame]62CONFIG_LBA48=y
63CONFIG_SYS_64BIT_LBA=y
Stefan Roesef9776e52021-11-18 09:19:33 +0100[diff] [blame]64CONFIG_DM_I2C=y
Tom Rini26561452021-08-17 17:59:47 -0400[diff] [blame]65CONFIG_SYS_I2C_MVTWSI=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]66# CONFIG_MMC is not set
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]67CONFIG_SPI_FLASH_STMICRO=y
Joe Hershberger16879cd2018-03-30 11:52:16 -0500[diff] [blame]68CONFIG_PHY_ADDR_ENABLE=y
Marek Vasut66103752024-05-31 18:47:17 +0200[diff] [blame]69CONFIG_PHY_ANEG_TIMEOUT=16000
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]70CONFIG_PHY_MARVELL=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]71CONFIG_PHY_GIGE=y
Chris Packham7654f622017-08-21 20:17:03 +1200[diff] [blame]72CONFIG_MVNETA=y
Adam Fordd7869b212018-07-20 23:03:57 -0500[diff] [blame]73CONFIG_MII=y
Marek Behúnda84e402022-04-27 12:41:46 +0200[diff] [blame]74CONFIG_MVMDIO=y
Stefan Roese94f453e2019-01-25 11:52:43 +0100[diff] [blame]75CONFIG_PCI_MVEBU=y
Pali Rohár5be17282022-05-09 20:17:07 +0200[diff] [blame]76CONFIG_SPL_DEBUG_UART_BASE=0xd0012000
Phil Sutteraefb8f42015-12-25 14:41:25 +0100[diff] [blame]77CONFIG_DEBUG_UART_SHIFT=2
78CONFIG_SYS_NS16550=y
Tuomas Tynkkynen4a942f42018-02-07 02:42:22 +0200[diff] [blame]79CONFIG_KIRKWOOD_SPI=y
Tom Rini645176d2016-09-08 16:31:26 -0400[diff] [blame]80CONFIG_USB=y
Phil Sutterc57f9202021-03-07 22:21:23 +0100[diff] [blame]81CONFIG_USB_XHCI_HCD=y
82# CONFIG_USB_XHCI_MVEBU is not set
83CONFIG_USB_XHCI_PCI=y
Tom Rini64d6ac52017-05-12 22:33:28 -0400[diff] [blame]84CONFIG_USB_EHCI_HCD=y