blob: 9eedd47c07e5f9baec78b4c2e894645387a0ef4e [file] [log] [blame]
Stefan Roeseb02f76a2018-08-16 15:27:30 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2018 Stefan Roese <sr@denx.de>
4 */
5
6#ifndef __CONFIG_LINKIT_SMART_7688_H
7#define __CONFIG_LINKIT_SMART_7688_H
8
Stefan Roeseb02f76a2018-08-16 15:27:30 +02009/* RAM */
10#define CONFIG_SYS_SDRAM_BASE 0x80000000
11
Stefan Roeseb02f76a2018-08-16 15:27:30 +020012#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
13
Weijie Gao757cbbe2020-04-21 09:28:48 +020014/* SPL */
Stefan Roeseb02f76a2018-08-16 15:27:30 +020015
Simon Glass98463902022-10-20 18:22:39 -060016#define CONFIG_SYS_UBOOT_START CONFIG_TEXT_BASE
Weijie Gao757cbbe2020-04-21 09:28:48 +020017
18/* Dummy value */
19#define CONFIG_SYS_UBOOT_BASE 0
20
21/* Serial SPL */
Simon Glass2a736062021-08-08 12:20:12 -060022#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
Weijie Gao757cbbe2020-04-21 09:28:48 +020023#define CONFIG_SYS_NS16550_MEM32
24#define CONFIG_SYS_NS16550_CLK 40000000
25#define CONFIG_SYS_NS16550_REG_SIZE -4
26#define CONFIG_SYS_NS16550_COM3 0xb0000e00
Weijie Gao757cbbe2020-04-21 09:28:48 +020027
28#endif
29
Stefan Roeseb02f76a2018-08-16 15:27:30 +020030/* UART */
31#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
Weijie Gao443a2062019-09-25 17:45:42 +080032 230400, 460800, 921600 }
Stefan Roeseb02f76a2018-08-16 15:27:30 +020033
34/* RAM */
Stefan Roeseb02f76a2018-08-16 15:27:30 +020035
Stefan Roeseb02f76a2018-08-16 15:27:30 +020036/* Environment settings */
Stefan Roeseb02f76a2018-08-16 15:27:30 +020037
Stefan Roeseb02f76a2018-08-16 15:27:30 +020038#endif /* __CONFIG_LINKIT_SMART_7688_H */