blob: 70cc8a6c0d75134c1fda1c701b0cea9c4eea85a8 [file] [log] [blame]
Jagannadha Sutradharudu Tekif8f36c52014-01-09 01:48:26 +05301/*
2 * Xilinx ZED board DTS
3 *
4 * Copyright (C) 2013 Xilinx, Inc.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8/dts-v1/;
9#include "zynq-7000.dtsi"
10
11/ {
12 model = "Zynq ZED Board";
13 compatible = "xlnx,zynq-zed", "xlnx,zynq-7000";
Masahiro Yamada7d34c5d2014-05-15 20:37:54 +090014
Masahiro Yamada9f9d41b2014-05-15 20:37:55 +090015 aliases {
16 serial0 = &uart1;
17 };
18
Masahiro Yamada7d34c5d2014-05-15 20:37:54 +090019 memory {
20 device_type = "memory";
21 reg = <0 0x20000000>;
22 };
Jagannadha Sutradharudu Tekif8f36c52014-01-09 01:48:26 +053023};