blob: d690045eb046bb7d20cf9e10da1a1bab3cefe435 [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warrenf01b6312012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warrenf01b6312012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Simon Glass47f3d3c2014-06-11 23:29:53 -060021#define CONFIG_DM
22#define CONFIG_CMD_DM
Simon Glass2fccd2d2014-09-03 17:37:03 -060023#define CONFIG_DM_GPIO
Simon Glass858530a2014-09-04 16:27:36 -060024#ifndef CONFIG_SPL_BUILD
25#define CONFIG_DM_SERIAL
26#endif
Simon Glassfda6fac2014-10-13 23:42:13 -060027#define CONFIG_DM_SPI
28#define CONFIG_DM_SPI_FLASH
Simon Glass47f3d3c2014-06-11 23:29:53 -060029
Rob Herring31df9892013-10-04 10:22:47 -050030#define CONFIG_SYS_TIMER_RATE 1000000
31#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
32
Tom Warrenf01b6312012-12-11 13:34:18 +000033/*
34 * Display CPU and Board information
35 */
36#define CONFIG_DISPLAY_CPUINFO
37#define CONFIG_DISPLAY_BOARDINFO
38
39#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000040
41/* Environment */
42#define CONFIG_ENV_VARS_UBOOT_CONFIG
43#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
44
45/*
46 * Size of malloc() pool
47 */
48#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
Simon Glassa4741112014-09-03 17:37:02 -060049#define CONFIG_SYS_MALLOC_F_LEN (1 << 10)
Tom Warrenf01b6312012-12-11 13:34:18 +000050
51/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000052 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000053 */
Simon Glass858530a2014-09-04 16:27:36 -060054#ifdef CONFIG_SPL_BUILD
Tom Warrenf01b6312012-12-11 13:34:18 +000055#define CONFIG_SYS_NS16550_SERIAL
56#define CONFIG_SYS_NS16550_REG_SIZE (-4)
57#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Simon Glass858530a2014-09-04 16:27:36 -060058#else
59#define CONFIG_TEGRA_SERIAL
60#endif
61#define CONFIG_SYS_NS16550
Tom Warrenf01b6312012-12-11 13:34:18 +000062
63/*
Stephen Warrenf1756032014-04-18 10:56:11 -060064 * Common HW configuration.
65 * If this varies between SoCs later, move to tegraNN-common.h
66 * Note: This is number of devices, not max device ID.
67 */
68#define CONFIG_SYS_MMC_MAX_DEVICE 4
69
70/*
Tom Warrenf01b6312012-12-11 13:34:18 +000071 * select serial console configuration
72 */
73#define CONFIG_CONS_INDEX 1
74
75/* allow to overwrite serial and ethaddr */
76#define CONFIG_ENV_OVERWRITE
77#define CONFIG_BAUDRATE 115200
78
79/* include default commands */
80#include <config_cmd_default.h>
81
82/* remove unused commands */
83#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
84#undef CONFIG_CMD_FPGA /* FPGA configuration support */
85#undef CONFIG_CMD_IMI
86#undef CONFIG_CMD_IMLS
87#undef CONFIG_CMD_NFS /* NFS support */
88#undef CONFIG_CMD_NET /* network support */
89
90/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000091#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000092
Stephen Warren11d9c032013-02-28 15:03:48 +000093/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000094#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000095#define CONFIG_CMD_PART
96
Tom Warrenf01b6312012-12-11 13:34:18 +000097#define CONFIG_SYS_NO_FLASH
98
99#define CONFIG_CONSOLE_MUX
100#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Tom Warrenf01b6312012-12-11 13:34:18 +0000101
102/*
103 * Miscellaneous configurable options
104 */
Tom Warrenf01b6312012-12-11 13:34:18 +0000105#define CONFIG_SYS_PROMPT V_PROMPT
106/*
107 * Increasing the size of the IO buffer as default nfsargs size is more
108 * than 256 and so it is not possible to edit it
109 */
110#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
111/* Print Buffer Size */
112#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
113 sizeof(CONFIG_SYS_PROMPT) + 16)
114#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
115/* Boot Argument Buffer Size */
116#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
117
118#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
119#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
120
Simon Glass9dacbb22014-11-10 17:16:42 -0700121#ifndef CONFIG_SPL_BUILD
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +0200122#define CONFIG_USE_ARCH_MEMCPY
Simon Glass9dacbb22014-11-10 17:16:42 -0700123#endif
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +0200124
Tom Warrenf01b6312012-12-11 13:34:18 +0000125/*-----------------------------------------------------------------------
126 * Physical Memory Map
127 */
128#define CONFIG_NR_DRAM_BANKS 1
129#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
130#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
131
132#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
133#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
134
135#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
136
137#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
138#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
139#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
140 CONFIG_SYS_INIT_RAM_SIZE - \
141 GENERATED_GBL_DATA_SIZE)
142
143#define CONFIG_TEGRA_GPIO
144#define CONFIG_CMD_GPIO
145#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000146
147/* Defines for SPL */
Tom Warrenf01b6312012-12-11 13:34:18 +0000148#define CONFIG_SPL_FRAMEWORK
149#define CONFIG_SPL_RAM_DEVICE
150#define CONFIG_SPL_BOARD_INIT
151#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000152#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000153 CONFIG_SPL_TEXT_BASE)
154#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
155
156#define CONFIG_SPL_LIBCOMMON_SUPPORT
157#define CONFIG_SPL_LIBGENERIC_SUPPORT
158#define CONFIG_SPL_SERIAL_SUPPORT
159#define CONFIG_SPL_GPIO_SUPPORT
160
Simon Glassdd7f65f2013-03-05 14:39:56 +0000161#define CONFIG_SYS_GENERIC_BOARD
Tom Warren3efff992013-03-26 10:39:33 -0700162
Stephen Warrena885f852013-02-28 15:03:45 +0000163/* Misc utility code */
164#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700165#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000166
Stephen Warren68cf64d2014-02-05 09:24:57 -0700167#ifndef CONFIG_SPL_BUILD
168#include <config_distro_defaults.h>
169#endif
170
Tom Warrenf01b6312012-12-11 13:34:18 +0000171#endif /* _TEGRA_COMMON_H_ */