| CONFIG_ARM=y |
| CONFIG_ARCH_SOCFPGA=y |
| CONFIG_TARGET_SOCFPGA_CYCLONE5=y |
| CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK=y |
| CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk" |
| CONFIG_SPL=y |
| # CONFIG_CMD_IMLS is not set |
| # CONFIG_CMD_FLASH is not set |
| CONFIG_OF_CONTROL=y |
| CONFIG_SPL_OF_CONTROL=y |
| CONFIG_SPI_FLASH=y |
| CONFIG_DM_ETH=y |
| CONFIG_NETDEVICES=y |
| CONFIG_ETH_DESIGNWARE=y |
| CONFIG_SPL_DM=y |
| CONFIG_SPL_MMC_SUPPORT=y |
| CONFIG_DM_SEQ_ALIAS=y |
| CONFIG_SPL_SIMPLE_BUS=y |
| CONFIG_DM_SPI=y |
| CONFIG_DM_SPI_FLASH=y |
| CONFIG_SPL_SPI_SUPPORT=y |
| CONFIG_SPL_STACK_R=y |
| CONFIG_SPL_STACK_R_ADDR=0x00800000 |
| CONFIG_SYS_MALLOC_F_LEN=0x2000 |