| /* |
| * (C) Copyright 2004 |
| * Texas Instruments. |
| * Richard Woodruff <r-woodruff2@ti.com> |
| * Kshitij Gupta <kshitij@ti.com> |
| * |
| * Configuration settings for the 242x TI H4 board. |
| * |
| * See file CREDITS for list of people who contributed to this |
| * project. |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| * MA 02111-1307 USA |
| */ |
| |
| #ifndef __CONFIG_H |
| #define __CONFIG_H |
| |
| /* |
| * High Level Configuration Options |
| */ |
| #define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */ |
| #define CONFIG_OMAP 1 /* in a TI OMAP core */ |
| #define CONFIG_OMAP2420 1 /* which is in a 2420 */ |
| #define CONFIG_OMAP2420H4 1 /* and on a H4 board */ |
| /*#define CONFIG_APTIX 1 #* define if on APTIX test chip */ |
| /*#define CONFIG_VIRTIO 1 #* Using Virtio simulator */ |
| |
| #define CONFIG_STANDALONE_LOAD_ADDR 0x80300000 |
| |
| /* Clock config to target*/ |
| #define PRCM_CONFIG_II 1 |
| /* #define PRCM_CONFIG_III 1 */ |
| |
| #include <asm/arch/omap2420.h> /* get chip and board defs */ |
| |
| /* On H4, NOR and NAND flash are mutual exclusive. |
| Define this if you want to use NAND |
| */ |
| /*#define CONFIG_SYS_NAND_BOOT */ |
| |
| #ifdef CONFIG_APTIX |
| #define V_SCLK 1500000 |
| #else |
| #define V_SCLK 12000000 |
| #endif |
| |
| /* input clock of PLL */ |
| /* the OMAP2420 H4 has 12MHz, 13MHz, or 19.2Mhz crystal input */ |
| #define CONFIG_SYS_CLK_FREQ V_SCLK |
| |
| #undef CONFIG_USE_IRQ /* no support for IRQs */ |
| #define CONFIG_MISC_INIT_R |
| |
| #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
| #define CONFIG_SETUP_MEMORY_TAGS 1 |
| #define CONFIG_INITRD_TAG 1 |
| #define CONFIG_REVISION_TAG 1 |
| |
| /* |
| * Size of malloc() pool |
| */ |
| #define CONFIG_ENV_SIZE SZ_128K /* Total Size of Environment Sector */ |
| #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + SZ_128K) |
| |
| /* |
| * Hardware drivers |
| */ |
| |
| /* |
| * SMC91c96 Etherent |
| */ |
| #define CONFIG_LAN91C96 |
| #define CONFIG_LAN91C96_BASE (H4_CS1_BASE+0x300) |
| #define CONFIG_LAN91C96_EXT_PHY |
| |
| /* |
| * NS16550 Configuration |
| */ |
| #ifdef CONFIG_APTIX |
| #define V_NS16550_CLK (6000000) /* 6MHz in current MaxSet */ |
| #else |
| #define V_NS16550_CLK (48000000) /* 48MHz (APLL96/2) */ |
| #endif |
| |
| #define CONFIG_SYS_NS16550 |
| #define CONFIG_SYS_NS16550_SERIAL |
| #define CONFIG_SYS_NS16550_REG_SIZE (-4) |
| #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK /* 3MHz (1.5MHz*2) */ |
| #define CONFIG_SYS_NS16550_COM1 OMAP2420_UART1 |
| |
| /* |
| * select serial console configuration |
| */ |
| #define CONFIG_SERIAL1 1 /* UART1 on H4 */ |
| |
| /* |
| * I2C configuration |
| */ |
| #define CONFIG_HARD_I2C |
| #define CONFIG_SYS_I2C_SPEED 100000 |
| #define CONFIG_SYS_I2C_SLAVE 1 |
| #define CONFIG_DRIVER_OMAP24XX_I2C |
| |
| /* allow to overwrite serial and ethaddr */ |
| #define CONFIG_ENV_OVERWRITE |
| #define CONFIG_CONS_INDEX 1 |
| #define CONFIG_BAUDRATE 115200 |
| |
| /* |
| * Command line configuration. |
| */ |
| #include <config_cmd_default.h> |
| |
| #ifdef CONFIG_SYS_NAND_BOOT |
| #define CONFIG_CMD_DHCP |
| #define CONFIG_CMD_I2C |
| #define CONFIG_CMD_NAND |
| #define CONFIG_CMD_JFFS2 |
| #else |
| #define CONFIG_CMD_DHCP |
| #define CONFIG_CMD_I2C |
| #define CONFIG_CMD_JFFS2 |
| |
| #undef CONFIG_CMD_SOURCE |
| #endif |
| |
| |
| /* |
| * BOOTP options |
| */ |
| #define CONFIG_BOOTP_SUBNETMASK |
| #define CONFIG_BOOTP_GATEWAY |
| #define CONFIG_BOOTP_HOSTNAME |
| #define CONFIG_BOOTP_BOOTPATH |
| |
| #define CONFIG_BOOTDELAY 3 |
| |
| #ifdef NFS_BOOT_DEFAULTS |
| #define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd root=/dev/nfs rw nfsroot=128.247.77.158:/home/a0384864/wtbu/rootfs ip=dhcp" |
| #else |
| #define CONFIG_BOOTARGS "root=/dev/ram0 rw mem=32M console=ttyS0,115200n8 initrd=0x80600000,8M ramdisk_size=8192" |
| #endif |
| |
| #define CONFIG_NETMASK 255.255.254.0 |
| #define CONFIG_IPADDR 128.247.77.90 |
| #define CONFIG_SERVERIP 128.247.77.158 |
| #define CONFIG_BOOTFILE "uImage" |
| |
| /* |
| * Miscellaneous configurable options |
| */ |
| #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
| #ifdef CONFIG_APTIX |
| # define CONFIG_SYS_PROMPT "OMAP2420 Aptix # " |
| #else |
| # define CONFIG_SYS_PROMPT "OMAP242x H4 # " |
| #endif |
| #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
| /* Print Buffer Size */ |
| #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) |
| #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
| #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
| |
| #define CONFIG_SYS_MEMTEST_START (OMAP2420_SDRC_CS0) /* memtest works on */ |
| #define CONFIG_SYS_MEMTEST_END (OMAP2420_SDRC_CS0+SZ_31M) |
| |
| #define CONFIG_SYS_LOAD_ADDR (OMAP2420_SDRC_CS0) /* default load address */ |
| |
| /* The 2420 has 12 GP timers, they can be driven by the SysClk (12/13/19.2) or by |
| * 32KHz clk, or from external sig. This rate is divided by a local divisor. |
| */ |
| #ifdef CONFIG_APTIX |
| #define V_PTV 3 |
| #else |
| #define V_PTV 7 /* use with 12MHz/128 */ |
| #endif |
| |
| #define CONFIG_SYS_TIMERBASE OMAP2420_GPT2 |
| #define CONFIG_SYS_PTV V_PTV /* 2^(PTV+1) */ |
| #define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PTV)) |
| |
| /*----------------------------------------------------------------------- |
| * Stack sizes |
| * |
| * The stack sizes are set up in start.S using the settings below |
| */ |
| #define CONFIG_STACKSIZE SZ_128K /* regular stack */ |
| #ifdef CONFIG_USE_IRQ |
| #define CONFIG_STACKSIZE_IRQ SZ_4K /* IRQ stack */ |
| #define CONFIG_STACKSIZE_FIQ SZ_4K /* FIQ stack */ |
| #endif |
| |
| /*----------------------------------------------------------------------- |
| * Physical Memory Map |
| */ |
| #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ |
| #define PHYS_SDRAM_1 OMAP2420_SDRC_CS0 |
| #define PHYS_SDRAM_1_SIZE SZ_32M /* at least 32 meg */ |
| #define PHYS_SDRAM_2 OMAP2420_SDRC_CS1 |
| |
| #define PHYS_FLASH_SECT_SIZE SZ_128K |
| #define PHYS_FLASH_1 H4_CS0_BASE /* Flash Bank #1 */ |
| #define PHYS_FLASH_SIZE_1 SZ_32M |
| #define PHYS_FLASH_2 (H4_CS0_BASE+SZ_32M) /* same cs, 2 chips in series */ |
| #define PHYS_FLASH_SIZE_2 SZ_32M |
| |
| #define PHYS_SRAM 0x4020F800 |
| /*----------------------------------------------------------------------- |
| * FLASH and environment organization |
| */ |
| #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 |
| #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ |
| #define CONFIG_SYS_MAX_FLASH_SECT (259) /* max number of sectors on one chip */ |
| #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE /* Monitor at beginning of flash */ |
| #define CONFIG_SYS_MONITOR_LEN SZ_128K /* Reserve 1 sector */ |
| #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE + PHYS_FLASH_SIZE_1 } |
| |
| #ifdef CONFIG_SYS_NAND_BOOT |
| #define CONFIG_ENV_IS_IN_NAND 1 |
| #define CONFIG_ENV_OFFSET 0x80000 /* environment starts here */ |
| #else |
| #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + SZ_128K) |
| #define CONFIG_ENV_IS_IN_FLASH 1 |
| #define CONFIG_ENV_SECT_SIZE PHYS_FLASH_SECT_SIZE |
| #define CONFIG_ENV_OFFSET ( CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN ) /* Environment after Monitor */ |
| #endif |
| |
| /*----------------------------------------------------------------------- |
| * CFI FLASH driver setup |
| */ |
| #define CONFIG_SYS_FLASH_CFI 1 /* Flash memory is CFI compliant */ |
| #define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/mtd/cfi_flash.c */ |
| #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */ |
| #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use hardware sector protection */ |
| |
| /* timeout values are in ticks */ |
| #define CONFIG_SYS_FLASH_ERASE_TOUT (100*CONFIG_SYS_HZ) /* Timeout for Flash Erase */ |
| #define CONFIG_SYS_FLASH_WRITE_TOUT (100*CONFIG_SYS_HZ) /* Timeout for Flash Write */ |
| |
| #define CONFIG_SYS_JFFS2_MEM_NAND |
| |
| /* |
| * JFFS2 partitions |
| */ |
| /* No command line, one static partition, whole device */ |
| #undef CONFIG_CMD_MTDPARTS |
| #define CONFIG_JFFS2_DEV "nor1" |
| #define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF |
| #define CONFIG_JFFS2_PART_OFFSET 0x00000000 |
| |
| /* mtdparts command line support */ |
| /* Note: fake mtd_id used, no linux mtd map file */ |
| /* |
| #define CONFIG_CMD_MTDPARTS |
| #define MTDIDS_DEFAULT "nor1=omap2420-1" |
| #define MTDPARTS_DEFAULT "mtdparts=omap2420-1:-(jffs2)" |
| */ |
| |
| #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
| #define CONFIG_SYS_INIT_SP_ADDR PHYS_SRAM |
| |
| #endif /* __CONFIG_H */ |