| /* |
| * (C) Copyright 2006 |
| * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
| * |
| * See file CREDITS for list of people who contributed to this |
| * project. |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| * MA 02111-1307 USA |
| */ |
| |
| /* |
| * mpc8349emds board configuration file |
| * |
| */ |
| |
| #ifndef __CONFIG_H |
| #define __CONFIG_H |
| |
| #undef DEBUG |
| |
| /* |
| * High Level Configuration Options |
| */ |
| #define CONFIG_E300 1 /* E300 Family */ |
| #define CONFIG_MPC83XX 1 /* MPC83XX family */ |
| #define CONFIG_MPC834X 1 /* MPC834X family */ |
| #define CONFIG_MPC8349 1 /* MPC8349 specific */ |
| #define CONFIG_MPC8349EMDS 1 /* MPC8349EMDS board specific */ |
| |
| #undef CONFIG_PCI |
| #undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */ |
| |
| #define PCI_66M |
| #ifdef PCI_66M |
| #define CONFIG_83XX_CLKIN 66000000 /* in Hz */ |
| #else |
| #define CONFIG_83XX_CLKIN 33000000 /* in Hz */ |
| #endif |
| |
| #ifndef CONFIG_SYS_CLK_FREQ |
| #ifdef PCI_66M |
| #define CONFIG_SYS_CLK_FREQ 66000000 |
| #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1 |
| #else |
| #define CONFIG_SYS_CLK_FREQ 33000000 |
| #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1 |
| #endif |
| #endif |
| |
| #define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */ |
| |
| #define CFG_IMMR 0xE0000000 |
| |
| #undef CFG_DRAM_TEST /* memory test, takes time */ |
| #define CFG_MEMTEST_START 0x00000000 /* memtest region */ |
| #define CFG_MEMTEST_END 0x00100000 |
| |
| /* |
| * DDR Setup |
| */ |
| #define CONFIG_DDR_ECC /* support DDR ECC function */ |
| #define CONFIG_DDR_ECC_CMD /* use DDR ECC user commands */ |
| #define CONFIG_SPD_EEPROM /* use SPD EEPROM for DDR setup*/ |
| |
| /* |
| * 32-bit data path mode. |
| * |
| * Please note that using this mode for devices with the real density of 64-bit |
| * effectively reduces the amount of available memory due to the effect of |
| * wrapping around while translating address to row/columns, for example in the |
| * 256MB module the upper 128MB get aliased with contents of the lower |
| * 128MB); normally this define should be used for devices with real 32-bit |
| * data path. |
| */ |
| #undef CONFIG_DDR_32BIT |
| |
| #define CFG_DDR_BASE 0x00000000 /* DDR is system memory*/ |
| #define CFG_SDRAM_BASE CFG_DDR_BASE |
| #define CFG_DDR_SDRAM_BASE CFG_DDR_BASE |
| #define CFG_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \ |
| DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05) |
| #undef CONFIG_DDR_2T_TIMING |
| |
| /* |
| * DDRCDR - DDR Control Driver Register |
| */ |
| #define CFG_DDRCDR_VALUE 0x80080001 |
| |
| #if defined(CONFIG_SPD_EEPROM) |
| /* |
| * Determine DDR configuration from I2C interface. |
| */ |
| #define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */ |
| #else |
| /* |
| * Manually set up DDR parameters |
| */ |
| #define CFG_DDR_SIZE 256 /* MB */ |
| #if defined(CONFIG_DDR_II) |
| #define CFG_DDRCDR 0x80080001 |
| #define CFG_DDR_CS2_BNDS 0x0000000f |
| #define CFG_DDR_CS2_CONFIG 0x80330102 |
| #define CFG_DDR_TIMING_0 0x00220802 |
| #define CFG_DDR_TIMING_1 0x38357322 |
| #define CFG_DDR_TIMING_2 0x2f9048c8 |
| #define CFG_DDR_TIMING_3 0x00000000 |
| #define CFG_DDR_CLK_CNTL 0x02000000 |
| #define CFG_DDR_MODE 0x47d00432 |
| #define CFG_DDR_MODE2 0x8000c000 |
| #define CFG_DDR_INTERVAL 0x03cf0080 |
| #define CFG_DDR_SDRAM_CFG 0x43000000 |
| #define CFG_DDR_SDRAM_CFG2 0x00401000 |
| #else |
| #define CFG_DDR_CONFIG (CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_10) |
| #define CFG_DDR_TIMING_1 0x36332321 |
| #define CFG_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ |
| #define CFG_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */ |
| #define CFG_DDR_INTERVAL 0x04060100 /* autocharge,no open page */ |
| |
| #if defined(CONFIG_DDR_32BIT) |
| /* set burst length to 8 for 32-bit data path */ |
| #define CFG_DDR_MODE 0x00000023 /* DLL,normal,seq,4/2.5, 8 burst len */ |
| #else |
| /* the default burst length is 4 - for 64-bit data path */ |
| #define CFG_DDR_MODE 0x00000022 /* DLL,normal,seq,4/2.5, 4 burst len */ |
| #endif |
| #endif |
| #endif |
| |
| /* |
| * SDRAM on the Local Bus |
| */ |
| #define CFG_LBC_SDRAM_BASE 0xF0000000 /* Localbus SDRAM */ |
| #define CFG_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ |
| |
| /* |
| * FLASH on the Local Bus |
| */ |
| #define CFG_FLASH_CFI /* use the Common Flash Interface */ |
| #define CFG_FLASH_CFI_DRIVER /* use the CFI driver */ |
| #define CFG_FLASH_BASE 0xFE000000 /* start of FLASH */ |
| #define CFG_FLASH_SIZE 32 /* max flash size in MB */ |
| /* #define CFG_FLASH_USE_BUFFER_WRITE */ |
| |
| #define CFG_BR0_PRELIM (CFG_FLASH_BASE | /* flash Base address */ \ |
| (2 << BR_PS_SHIFT) | /* 16 bit port size */ \ |
| BR_V) /* valid */ |
| #define CFG_OR0_PRELIM ((~(CFG_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \ |
| OR_GPCM_CSNT | OR_GPCM_ACS_0b11 | OR_GPCM_XACS | OR_GPCM_SCY_15 | \ |
| OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD) |
| #define CFG_LBLAWBAR0_PRELIM CFG_FLASH_BASE /* window base at flash base */ |
| #define CFG_LBLAWAR0_PRELIM 0x80000018 /* 32 MB window size */ |
| |
| #define CFG_MAX_FLASH_BANKS 1 /* number of banks */ |
| #define CFG_MAX_FLASH_SECT 256 /* max sectors per device */ |
| |
| #undef CFG_FLASH_CHECKSUM |
| #define CFG_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ |
| #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ |
| |
| #define CFG_MID_FLASH_JUMP 0x7F000000 |
| #define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */ |
| |
| #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) |
| #define CFG_RAMBOOT |
| #else |
| #undef CFG_RAMBOOT |
| #endif |
| |
| /* |
| * BCSR register on local bus 32KB, 8-bit wide for MDS config reg |
| */ |
| #define CFG_BCSR 0xE2400000 |
| #define CFG_LBLAWBAR1_PRELIM CFG_BCSR /* Access window base at BCSR base */ |
| #define CFG_LBLAWAR1_PRELIM 0x8000000E /* Access window size 32K */ |
| #define CFG_BR1_PRELIM (CFG_BCSR|0x00000801) /* Port-size=8bit, MSEL=GPCM */ |
| #define CFG_OR1_PRELIM 0xFFFFE8F0 /* length 32K */ |
| |
| #define CONFIG_L1_INIT_RAM |
| #define CFG_INIT_RAM_LOCK 1 |
| #define CFG_INIT_RAM_ADDR 0xFD000000 /* Initial RAM address */ |
| #define CFG_INIT_RAM_END 0x1000 /* End of used area in RAM*/ |
| |
| #define CFG_GBL_DATA_SIZE 0x100 /* num bytes initial data */ |
| #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
| #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
| |
| #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
| #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ |
| |
| /* |
| * Local Bus LCRR and LBCR regs |
| * LCRR: DLL bypass, Clock divider is 4 |
| * External Local Bus rate is |
| * CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV |
| */ |
| #define CFG_LCRR (LCRR_DBYP | LCRR_CLKDIV_4) |
| #define CFG_LBC_LBCR 0x00000000 |
| |
| /* |
| * The MPC834xEA MDS for 834xE rev3.1 may not be assembled SDRAM memory. |
| * if board has SRDAM on local bus, you can define CFG_LB_SDRAM |
| */ |
| #undef CFG_LB_SDRAM |
| |
| #ifdef CFG_LB_SDRAM |
| /* Local bus BR2, OR2 definition for SDRAM if soldered on the MDS board */ |
| /* |
| * Base Register 2 and Option Register 2 configure SDRAM. |
| * The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000. |
| * |
| * For BR2, need: |
| * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 |
| * port-size = 32-bits = BR2[19:20] = 11 |
| * no parity checking = BR2[21:22] = 00 |
| * SDRAM for MSEL = BR2[24:26] = 011 |
| * Valid = BR[31] = 1 |
| * |
| * 0 4 8 12 16 20 24 28 |
| * 1111 0000 0000 0000 0001 1000 0110 0001 = F0001861 |
| * |
| * FIXME: CFG_LBC_SDRAM_BASE should be masked and OR'ed into |
| * FIXME: the top 17 bits of BR2. |
| */ |
| |
| #define CFG_BR2_PRELIM 0xF0001861 /* Port-size=32bit, MSEL=SDRAM */ |
| #define CFG_LBLAWBAR2_PRELIM 0xF0000000 |
| #define CFG_LBLAWAR2_PRELIM 0x80000019 /* 64M */ |
| |
| /* |
| * The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64. |
| * |
| * For OR2, need: |
| * 64MB mask for AM, OR2[0:7] = 1111 1100 |
| * XAM, OR2[17:18] = 11 |
| * 9 columns OR2[19-21] = 010 |
| * 13 rows OR2[23-25] = 100 |
| * EAD set for extra time OR[31] = 1 |
| * |
| * 0 4 8 12 16 20 24 28 |
| * 1111 1100 0000 0000 0110 1001 0000 0001 = FC006901 |
| */ |
| |
| #define CFG_OR2_PRELIM 0xFC006901 |
| |
| #define CFG_LBC_LSRT 0x32000000 /* LB sdram refresh timer, about 6us */ |
| #define CFG_LBC_MRTPR 0x20000000 /* LB refresh timer prescal, 266MHz/32 */ |
| |
| /* |
| * LSDMR masks |
| */ |
| #define CFG_LBC_LSDMR_RFEN (1 << (31 - 1)) |
| #define CFG_LBC_LSDMR_BSMA1516 (3 << (31 - 10)) |
| #define CFG_LBC_LSDMR_BSMA1617 (4 << (31 - 10)) |
| #define CFG_LBC_LSDMR_RFCR5 (3 << (31 - 16)) |
| #define CFG_LBC_LSDMR_RFCR8 (5 << (31 - 16)) |
| #define CFG_LBC_LSDMR_RFCR16 (7 << (31 - 16)) |
| #define CFG_LBC_LSDMR_PRETOACT3 (3 << (31 - 19)) |
| #define CFG_LBC_LSDMR_PRETOACT6 (5 << (31 - 19)) |
| #define CFG_LBC_LSDMR_PRETOACT7 (7 << (31 - 19)) |
| #define CFG_LBC_LSDMR_ACTTORW3 (3 << (31 - 22)) |
| #define CFG_LBC_LSDMR_ACTTORW7 (7 << (31 - 22)) |
| #define CFG_LBC_LSDMR_ACTTORW6 (6 << (31 - 22)) |
| #define CFG_LBC_LSDMR_BL8 (1 << (31 - 23)) |
| #define CFG_LBC_LSDMR_WRC2 (2 << (31 - 27)) |
| #define CFG_LBC_LSDMR_WRC3 (3 << (31 - 27)) |
| #define CFG_LBC_LSDMR_WRC4 (0 << (31 - 27)) |
| #define CFG_LBC_LSDMR_BUFCMD (1 << (31 - 29)) |
| #define CFG_LBC_LSDMR_CL3 (3 << (31 - 31)) |
| |
| #define CFG_LBC_LSDMR_OP_NORMAL (0 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_MRW (3 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_PRECH (4 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_PCHALL (5 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4)) |
| #define CFG_LBC_LSDMR_OP_RWINV (7 << (31 - 4)) |
| |
| #define CFG_LBC_LSDMR_COMMON ( CFG_LBC_LSDMR_RFEN \ |
| | CFG_LBC_LSDMR_BSMA1516 \ |
| | CFG_LBC_LSDMR_RFCR8 \ |
| | CFG_LBC_LSDMR_PRETOACT6 \ |
| | CFG_LBC_LSDMR_ACTTORW3 \ |
| | CFG_LBC_LSDMR_BL8 \ |
| | CFG_LBC_LSDMR_WRC3 \ |
| | CFG_LBC_LSDMR_CL3 \ |
| ) |
| |
| /* |
| * SDRAM Controller configuration sequence. |
| */ |
| #define CFG_LBC_LSDMR_1 ( CFG_LBC_LSDMR_COMMON \ |
| | CFG_LBC_LSDMR_OP_PCHALL) |
| #define CFG_LBC_LSDMR_2 ( CFG_LBC_LSDMR_COMMON \ |
| | CFG_LBC_LSDMR_OP_ARFRSH) |
| #define CFG_LBC_LSDMR_3 ( CFG_LBC_LSDMR_COMMON \ |
| | CFG_LBC_LSDMR_OP_ARFRSH) |
| #define CFG_LBC_LSDMR_4 ( CFG_LBC_LSDMR_COMMON \ |
| | CFG_LBC_LSDMR_OP_MRW) |
| #define CFG_LBC_LSDMR_5 ( CFG_LBC_LSDMR_COMMON \ |
| | CFG_LBC_LSDMR_OP_NORMAL) |
| #endif |
| |
| /* |
| * Serial Port |
| */ |
| #define CONFIG_CONS_INDEX 1 |
| #undef CONFIG_SERIAL_SOFTWARE_FIFO |
| #define CFG_NS16550 |
| #define CFG_NS16550_SERIAL |
| #define CFG_NS16550_REG_SIZE 1 |
| #define CFG_NS16550_CLK get_bus_freq(0) |
| |
| #define CFG_BAUDRATE_TABLE \ |
| {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
| |
| #define CFG_NS16550_COM1 (CFG_IMMR+0x4500) |
| #define CFG_NS16550_COM2 (CFG_IMMR+0x4600) |
| |
| #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
| /* Use the HUSH parser */ |
| #define CFG_HUSH_PARSER |
| #ifdef CFG_HUSH_PARSER |
| #define CFG_PROMPT_HUSH_PS2 "> " |
| #endif |
| |
| /* pass open firmware flat tree */ |
| #define CONFIG_OF_LIBFDT 1 |
| #define CONFIG_OF_BOARD_SETUP 1 |
| #define CONFIG_OF_STDOUT_VIA_ALIAS 1 |
| |
| /* I2C */ |
| #define CONFIG_HARD_I2C /* I2C with hardware support*/ |
| #undef CONFIG_SOFT_I2C /* I2C bit-banged */ |
| #define CONFIG_FSL_I2C |
| #define CONFIG_I2C_MULTI_BUS |
| #define CONFIG_I2C_CMD_TREE |
| #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ |
| #define CFG_I2C_SLAVE 0x7F |
| #define CFG_I2C_NOPROBES {{0,0x69}} /* Don't probe these addrs */ |
| #define CFG_I2C_OFFSET 0x3000 |
| #define CFG_I2C2_OFFSET 0x3100 |
| |
| /* SPI */ |
| #define CONFIG_HARD_SPI /* SPI with hardware support */ |
| #undef CONFIG_SOFT_SPI /* SPI bit-banged */ |
| |
| /* GPIOs. Used as SPI chip selects */ |
| #define CFG_GPIO1_PRELIM |
| #define CFG_GPIO1_DIR 0xC0000000 /* SPI CS on 0, LED on 1 */ |
| #define CFG_GPIO1_DAT 0xC0000000 /* Both are active LOW */ |
| |
| /* TSEC */ |
| #define CFG_TSEC1_OFFSET 0x24000 |
| #define CFG_TSEC1 (CFG_IMMR+CFG_TSEC1_OFFSET) |
| #define CFG_TSEC2_OFFSET 0x25000 |
| #define CFG_TSEC2 (CFG_IMMR+CFG_TSEC2_OFFSET) |
| |
| /* USB */ |
| #define CFG_USE_MPC834XSYS_USB_PHY 1 /* Use SYS board PHY */ |
| |
| /* |
| * General PCI |
| * Addresses are mapped 1-1. |
| */ |
| #define CFG_PCI1_MEM_BASE 0x80000000 |
| #define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE |
| #define CFG_PCI1_MEM_SIZE 0x10000000 /* 256M */ |
| #define CFG_PCI1_MMIO_BASE 0x90000000 |
| #define CFG_PCI1_MMIO_PHYS CFG_PCI1_MMIO_BASE |
| #define CFG_PCI1_MMIO_SIZE 0x10000000 /* 256M */ |
| #define CFG_PCI1_IO_BASE 0x00000000 |
| #define CFG_PCI1_IO_PHYS 0xE2000000 |
| #define CFG_PCI1_IO_SIZE 0x00100000 /* 1M */ |
| |
| #define CFG_PCI2_MEM_BASE 0xA0000000 |
| #define CFG_PCI2_MEM_PHYS CFG_PCI2_MEM_BASE |
| #define CFG_PCI2_MEM_SIZE 0x10000000 /* 256M */ |
| #define CFG_PCI2_MMIO_BASE 0xB0000000 |
| #define CFG_PCI2_MMIO_PHYS CFG_PCI2_MMIO_BASE |
| #define CFG_PCI2_MMIO_SIZE 0x10000000 /* 256M */ |
| #define CFG_PCI2_IO_BASE 0x00000000 |
| #define CFG_PCI2_IO_PHYS 0xE2100000 |
| #define CFG_PCI2_IO_SIZE 0x00100000 /* 1M */ |
| |
| #if defined(CONFIG_PCI) |
| |
| #define PCI_ONE_PCI1 |
| #if defined(PCI_64BIT) |
| #undef PCI_ALL_PCI1 |
| #undef PCI_TWO_PCI1 |
| #undef PCI_ONE_PCI1 |
| #endif |
| |
| #define CONFIG_NET_MULTI |
| #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
| |
| #undef CONFIG_EEPRO100 |
| #undef CONFIG_TULIP |
| |
| #if !defined(CONFIG_PCI_PNP) |
| #define PCI_ENET0_IOADDR 0xFIXME |
| #define PCI_ENET0_MEMADDR 0xFIXME |
| #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */ |
| #endif |
| |
| #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
| #define CFG_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ |
| |
| #endif /* CONFIG_PCI */ |
| |
| /* |
| * TSEC configuration |
| */ |
| #define CONFIG_TSEC_ENET /* TSEC ethernet support */ |
| |
| #if defined(CONFIG_TSEC_ENET) |
| #ifndef CONFIG_NET_MULTI |
| #define CONFIG_NET_MULTI 1 |
| #endif |
| |
| #define CONFIG_GMII 1 /* MII PHY management */ |
| #define CONFIG_TSEC1 1 |
| #define CONFIG_TSEC1_NAME "TSEC0" |
| #define CONFIG_TSEC2 1 |
| #define CONFIG_TSEC2_NAME "TSEC1" |
| #define TSEC1_PHY_ADDR 0 |
| #define TSEC2_PHY_ADDR 1 |
| #define TSEC1_PHYIDX 0 |
| #define TSEC2_PHYIDX 0 |
| #define TSEC1_FLAGS TSEC_GIGABIT |
| #define TSEC2_FLAGS TSEC_GIGABIT |
| |
| /* Options are: TSEC[0-1] */ |
| #define CONFIG_ETHPRIME "TSEC0" |
| |
| #endif /* CONFIG_TSEC_ENET */ |
| |
| /* |
| * Configure on-board RTC |
| */ |
| #define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */ |
| #define CFG_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
| |
| /* |
| * Environment |
| */ |
| #ifndef CFG_RAMBOOT |
| #define CFG_ENV_IS_IN_FLASH 1 |
| #define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) |
| #define CFG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */ |
| #define CFG_ENV_SIZE 0x2000 |
| |
| /* Address and size of Redundant Environment Sector */ |
| #define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR + CFG_ENV_SECT_SIZE) |
| #define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE) |
| |
| #else |
| #define CFG_NO_FLASH 1 /* Flash is not usable now */ |
| #define CFG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
| #define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000) |
| #define CFG_ENV_SIZE 0x2000 |
| #endif |
| |
| #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
| #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
| |
| |
| /* |
| * BOOTP options |
| */ |
| #define CONFIG_BOOTP_BOOTFILESIZE |
| #define CONFIG_BOOTP_BOOTPATH |
| #define CONFIG_BOOTP_GATEWAY |
| #define CONFIG_BOOTP_HOSTNAME |
| |
| |
| /* |
| * Command line configuration. |
| */ |
| #include <config_cmd_default.h> |
| |
| #define CONFIG_CMD_PING |
| #define CONFIG_CMD_I2C |
| #define CONFIG_CMD_DATE |
| #define CONFIG_CMD_MII |
| |
| #if defined(CONFIG_PCI) |
| #define CONFIG_CMD_PCI |
| #endif |
| |
| #if defined(CFG_RAMBOOT) |
| #undef CONFIG_CMD_ENV |
| #undef CONFIG_CMD_LOADS |
| #endif |
| |
| |
| #undef CONFIG_WATCHDOG /* watchdog disabled */ |
| |
| /* |
| * Miscellaneous configurable options |
| */ |
| #define CFG_LONGHELP /* undef to save memory */ |
| #define CFG_LOAD_ADDR 0x2000000 /* default load address */ |
| #define CFG_PROMPT "=> " /* Monitor Command Prompt */ |
| |
| #if defined(CONFIG_CMD_KGDB) |
| #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
| #else |
| #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
| #endif |
| |
| #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
| #define CFG_MAXARGS 16 /* max number of command args */ |
| #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
| #define CFG_HZ 1000 /* decrementer freq: 1ms ticks */ |
| |
| /* |
| * For booting Linux, the board info and command line data |
| * have to be in the first 8 MB of memory, since this is |
| * the maximum mapped by the Linux kernel during initialization. |
| */ |
| #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/ |
| |
| #define CFG_RCWH_PCIHOST 0x80000000 /* PCIHOST */ |
| |
| #if 1 /*528/264*/ |
| #define CFG_HRCW_LOW (\ |
| HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
| HRCWL_DDR_TO_SCB_CLK_1X1 |\ |
| HRCWL_CSB_TO_CLKIN |\ |
| HRCWL_VCO_1X2 |\ |
| HRCWL_CORE_TO_CSB_2X1) |
| #elif 0 /*396/132*/ |
| #define CFG_HRCW_LOW (\ |
| HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
| HRCWL_DDR_TO_SCB_CLK_1X1 |\ |
| HRCWL_CSB_TO_CLKIN |\ |
| HRCWL_VCO_1X4 |\ |
| HRCWL_CORE_TO_CSB_3X1) |
| #elif 0 /*264/132*/ |
| #define CFG_HRCW_LOW (\ |
| HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
| HRCWL_DDR_TO_SCB_CLK_1X1 |\ |
| HRCWL_CSB_TO_CLKIN |\ |
| HRCWL_VCO_1X4 |\ |
| HRCWL_CORE_TO_CSB_2X1) |
| #elif 0 /*132/132*/ |
| #define CFG_HRCW_LOW (\ |
| HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
| HRCWL_DDR_TO_SCB_CLK_1X1 |\ |
| HRCWL_CSB_TO_CLKIN |\ |
| HRCWL_VCO_1X4 |\ |
| HRCWL_CORE_TO_CSB_1X1) |
| #elif 0 /*264/264 */ |
| #define CFG_HRCW_LOW (\ |
| HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
| HRCWL_DDR_TO_SCB_CLK_1X1 |\ |
| HRCWL_CSB_TO_CLKIN |\ |
| HRCWL_VCO_1X4 |\ |
| HRCWL_CORE_TO_CSB_1X1) |
| #endif |
| |
| #if defined(PCI_64BIT) |
| #define CFG_HRCW_HIGH (\ |
| HRCWH_PCI_HOST |\ |
| HRCWH_64_BIT_PCI |\ |
| HRCWH_PCI1_ARBITER_ENABLE |\ |
| HRCWH_PCI2_ARBITER_DISABLE |\ |
| HRCWH_CORE_ENABLE |\ |
| HRCWH_FROM_0X00000100 |\ |
| HRCWH_BOOTSEQ_DISABLE |\ |
| HRCWH_SW_WATCHDOG_DISABLE |\ |
| HRCWH_ROM_LOC_LOCAL_16BIT |\ |
| HRCWH_TSEC1M_IN_GMII |\ |
| HRCWH_TSEC2M_IN_GMII ) |
| #else |
| #define CFG_HRCW_HIGH (\ |
| HRCWH_PCI_HOST |\ |
| HRCWH_32_BIT_PCI |\ |
| HRCWH_PCI1_ARBITER_ENABLE |\ |
| HRCWH_PCI2_ARBITER_ENABLE |\ |
| HRCWH_CORE_ENABLE |\ |
| HRCWH_FROM_0X00000100 |\ |
| HRCWH_BOOTSEQ_DISABLE |\ |
| HRCWH_SW_WATCHDOG_DISABLE |\ |
| HRCWH_ROM_LOC_LOCAL_16BIT |\ |
| HRCWH_TSEC1M_IN_GMII |\ |
| HRCWH_TSEC2M_IN_GMII ) |
| #endif |
| |
| /* System IO Config */ |
| #define CFG_SICRH SICRH_TSOBI1 |
| #define CFG_SICRL SICRL_LDP_A |
| |
| #define CFG_HID0_INIT 0x000000000 |
| #define CFG_HID0_FINAL HID0_ENABLE_MACHINE_CHECK |
| |
| /* #define CFG_HID0_FINAL (\ |
| HID0_ENABLE_INSTRUCTION_CACHE |\ |
| HID0_ENABLE_M_BIT |\ |
| HID0_ENABLE_ADDRESS_BROADCAST ) */ |
| |
| |
| #define CFG_HID2 HID2_HBE |
| |
| /* DDR @ 0x00000000 */ |
| #define CFG_IBAT0L (CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
| #define CFG_IBAT0U (CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) |
| |
| /* PCI @ 0x80000000 */ |
| #ifdef CONFIG_PCI |
| #define CFG_IBAT1L (CFG_PCI1_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
| #define CFG_IBAT1U (CFG_PCI1_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) |
| #define CFG_IBAT2L (CFG_PCI1_MMIO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
| #define CFG_IBAT2U (CFG_PCI1_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP) |
| #else |
| #define CFG_IBAT1L (0) |
| #define CFG_IBAT1U (0) |
| #define CFG_IBAT2L (0) |
| #define CFG_IBAT2U (0) |
| #endif |
| |
| #ifdef CONFIG_MPC83XX_PCI2 |
| #define CFG_IBAT3L (CFG_PCI2_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
| #define CFG_IBAT3U (CFG_PCI2_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) |
| #define CFG_IBAT4L (CFG_PCI2_MMIO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
| #define CFG_IBAT4U (CFG_PCI2_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP) |
| #else |
| #define CFG_IBAT3L (0) |
| #define CFG_IBAT3U (0) |
| #define CFG_IBAT4L (0) |
| #define CFG_IBAT4U (0) |
| #endif |
| |
| /* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 & BCSR @ 0xE2400000 */ |
| #define CFG_IBAT5L (CFG_IMMR | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
| #define CFG_IBAT5U (CFG_IMMR | BATU_BL_256M | BATU_VS | BATU_VP) |
| |
| /* SDRAM @ 0xF0000000, stack in DCACHE 0xFDF00000 & FLASH @ 0xFE000000 */ |
| #define CFG_IBAT6L (0xF0000000 | BATL_PP_10 | BATL_MEMCOHERENCE) |
| #define CFG_IBAT6U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP) |
| |
| #define CFG_IBAT7L (0) |
| #define CFG_IBAT7U (0) |
| |
| #define CFG_DBAT0L CFG_IBAT0L |
| #define CFG_DBAT0U CFG_IBAT0U |
| #define CFG_DBAT1L CFG_IBAT1L |
| #define CFG_DBAT1U CFG_IBAT1U |
| #define CFG_DBAT2L CFG_IBAT2L |
| #define CFG_DBAT2U CFG_IBAT2U |
| #define CFG_DBAT3L CFG_IBAT3L |
| #define CFG_DBAT3U CFG_IBAT3U |
| #define CFG_DBAT4L CFG_IBAT4L |
| #define CFG_DBAT4U CFG_IBAT4U |
| #define CFG_DBAT5L CFG_IBAT5L |
| #define CFG_DBAT5U CFG_IBAT5U |
| #define CFG_DBAT6L CFG_IBAT6L |
| #define CFG_DBAT6U CFG_IBAT6U |
| #define CFG_DBAT7L CFG_IBAT7L |
| #define CFG_DBAT7U CFG_IBAT7U |
| |
| /* |
| * Internal Definitions |
| * |
| * Boot Flags |
| */ |
| #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ |
| #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
| |
| #if defined(CONFIG_CMD_KGDB) |
| #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ |
| #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ |
| #endif |
| |
| /* |
| * Environment Configuration |
| */ |
| #define CONFIG_ENV_OVERWRITE |
| |
| #if defined(CONFIG_TSEC_ENET) |
| #define CONFIG_ETHADDR 00:04:9f:ef:23:33 |
| #define CONFIG_HAS_ETH1 |
| #define CONFIG_HAS_ETH0 |
| #define CONFIG_ETH1ADDR 00:E0:0C:00:7E:21 |
| #endif |
| |
| #define CONFIG_IPADDR 192.168.1.253 |
| |
| #define CONFIG_HOSTNAME mpc8349emds |
| #define CONFIG_ROOTPATH /nfsroot/rootfs |
| #define CONFIG_BOOTFILE uImage |
| |
| #define CONFIG_SERVERIP 192.168.1.1 |
| #define CONFIG_GATEWAYIP 192.168.1.1 |
| #define CONFIG_NETMASK 255.255.255.0 |
| |
| #define CONFIG_LOADADDR 200000 /* default location for tftp and bootm */ |
| |
| #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ |
| #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ |
| |
| #define CONFIG_BAUDRATE 115200 |
| |
| #define CONFIG_PREBOOT "echo;" \ |
| "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \ |
| "echo" |
| |
| #define CONFIG_EXTRA_ENV_SETTINGS \ |
| "netdev=eth0\0" \ |
| "hostname=mpc8349emds\0" \ |
| "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
| "nfsroot=${serverip}:${rootpath}\0" \ |
| "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
| "addip=setenv bootargs ${bootargs} " \ |
| "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ |
| ":${hostname}:${netdev}:off panic=1\0" \ |
| "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\ |
| "flash_nfs=run nfsargs addip addtty;" \ |
| "bootm ${kernel_addr}\0" \ |
| "flash_self=run ramargs addip addtty;" \ |
| "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
| "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \ |
| "bootm\0" \ |
| "load=tftp 100000 /tftpboot/mpc8349emds/u-boot.bin\0" \ |
| "update=protect off fe000000 fe03ffff; " \ |
| "era fe000000 fe03ffff; cp.b 100000 fe000000 ${filesize}\0" \ |
| "upd=run load;run update\0" \ |
| "fdtaddr=400000\0" \ |
| "fdtfile=mpc8349emds.dtb\0" \ |
| "" |
| |
| #define CONFIG_NFSBOOTCOMMAND \ |
| "setenv bootargs root=/dev/nfs rw " \ |
| "nfsroot=$serverip:$rootpath " \ |
| "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ |
| "console=$consoledev,$baudrate $othbootargs;" \ |
| "tftp $loadaddr $bootfile;" \ |
| "tftp $fdtaddr $fdtfile;" \ |
| "bootm $loadaddr - $fdtaddr" |
| |
| #define CONFIG_RAMBOOTCOMMAND \ |
| "setenv bootargs root=/dev/ram rw " \ |
| "console=$consoledev,$baudrate $othbootargs;" \ |
| "tftp $ramdiskaddr $ramdiskfile;" \ |
| "tftp $loadaddr $bootfile;" \ |
| "tftp $fdtaddr $fdtfile;" \ |
| "bootm $loadaddr $ramdiskaddr $fdtaddr" |
| |
| #define CONFIG_BOOTCOMMAND "run flash_self" |
| |
| #endif /* __CONFIG_H */ |